## MEMORY PRODUCTS

## DATABOOK



# MEMORY PRODUCTS 

DATABOOK

$1^{\text {st }}$ EDITION

## USE IN LIFE SUPPORT MUST BE EXPRESSLY AUTHORIZED

SGS-THOMSON' PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEM WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF SGS-THOMSON Microelectronics. As used herein:

1. Life support devices or systems are devices or systems which, are intended for surgical implant into the body to support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## TABLE OF CONTENTS

GENERAL INDEXPage 5PRODUCT GUIDE ..... 7
EPROM DEVICES ..... 23
EEPROM DEVICES ..... 197
ROM DEVICES ..... 257
STATIC RAM DEVICES ..... 275

## GENERAL INDEX

Page
PRODUCT GUIDE ..... 7
GENERAL INFORMATION ..... 9
SELECTION GUIDE ..... 11
CROSS REFERENCE ..... 17
PROCESSES CHARACTERISTICS ..... 21
EPROM DEVICES
NMOS UV EPROM ..... 23
ET2716 $(2 \mathrm{~K} \times 8)$ ..... 25
M2716 ( $2 \mathrm{~K} \times 8$ ) ..... 25
M2732A ( $4 \mathrm{~K} \times 8$ ) ..... 35
M2764A ( $8 \mathrm{~K} \times 8$ ) ..... 43
M27128A ( $16 \mathrm{~K} \times 8$ ) ..... 53
M27256 ( $32 \mathrm{~K} \times 8$ ) ..... 63
M27512 ( $64 \mathrm{~K} \times 8$ ) ..... 73
CMOS UV EPROM ..... 89
ETC2716 $(2 \mathrm{~K} \times 8)$ ..... 91
ETC2732 (4K×8) ..... 101
TS27C64AQ ( $8 \mathrm{~K} \times 8$ ) ..... 111
TS27C256Q (32K $\times 8$ ) ..... 121
ST27C1001 (128Kx8) ..... 131
M27C1024 ( $64 \mathrm{~K} \times 16$ ) ..... 133
NMOS OTP ROM ..... 143
ST2764AP ( $8 \mathrm{~K} \times 8$ ) ..... 145
ST27128AP $(16 \mathrm{~K} \times 8)$ ..... 155
ST27256P (32Kx8) ..... 165
CMOS OTP ROM ..... 175
TS27C64AFN ( $8 \mathrm{~K} \times 8-\mathrm{PLCC}$ ) ..... 177
TS27C64AP $(8 \mathrm{~K} \times 8)$ ..... 177
ST27C256FN (32K×8-PLCC) ..... 187
ST27C256P 32Kx8 ..... 187
EEPROM DEVICES
NMOS EEPROM ..... 197
M8571 (1K bit) ..... 199
M9306 (256 bit) ..... 211
M9346 (1K bit) ..... 217
CMOS EEPROM ..... 227
ST24C02 (2K bit) ..... 229
TS59C11 (1K bit) ..... 239
TS93C46 (1K bit) ..... 247
ST93C56 (2K bit) ..... 255

## GENERAL INDEX

Page
ROM DEVICES ..... 257
M2316H $\quad(2 \mathrm{~K} \times 8)$ ..... 259
M2332 ( $4 \mathrm{~K} \times 8$ ) ..... 263
M2333 ( $4 \mathrm{~K} \times 8$ ) ..... 263
M2364 ( $8 \mathrm{~K} \times 8$ ) ..... 267
M2365 ( $8 \mathrm{~K} \times 8$ ) ..... 271
STATIC RAM DEVICES
ZEROPOWER ..... 275
MK48Z02 $(2 K \times 8)$ ..... 277
MK48C02 $(2 \mathrm{~K} \times 8)$ ..... 289
MK48T02 ( $2 \mathrm{~K} \times 8$ - Timekeeper) ..... 299
MK48Z08 ( $8 \mathrm{~K} \times 8$ ) ..... 313
MKI48Z02 $(2 \mathrm{~K} \times 8)$ ..... 325
MK48T08 ( $8 \mathrm{~K} \times 8$ ) ..... 337
MK48Z30 $(32 \mathrm{~K} \times 8)$ ..... 351
CACHE TAG RAM ..... 353
MK41H80 ( $4 \mathrm{~K} \times 8$ ) ..... 355
MK4202 $(2048 \times 8)$ ..... 365
MK48H74 ( $8 \mathrm{~K} \times 8$ ) ..... 383
FIFO ..... 395
MK4501 ( $512 \times 9$ ) ..... 397
MK4503 ( $2048 \times 9$ ) ..... 413
MK4511 ( $512 \times 8$ ) ..... 429
MK4505 ( $1024 \times 5$ ) ..... 441
MK45264 ( $64 \times 5$ ) ..... 457
MK45265 ( $64 \times 5$ ) ..... 457
VERY FAST CMOS STATIC RAM ..... 475
MK41H66 (16K $\times 1$ ) ..... 477
MK41H67 (16K×1) ..... 477
MK41H68 ( $4 \mathrm{~K} \times 1$ ) ..... 487
MK41H69 ( $4 \mathrm{~K} \times 4$ ) ..... 487
MK41H79 ( $4 \mathrm{~K} \times 4$ ) ..... 497
MK41H87 ( $64 \mathrm{~K} \times 1$ ) ..... 507
MK48H64 ( $8 \mathrm{~K} \times 8$ ) ..... 515
MK48H65 ( $8 \mathrm{~K} \times 8$ ) ..... 515

## PRODUCT GUIDE

The SGS-THOMSON Microelectronics Memories data book is a comprehensive collection of information on advanced, high density, high speed memory products for specific applications.

SGS-THOMSON offers 4 groups of memory products: EPROMs and OTP's, EEPROMs, ROMs and Static RAMs.

EPROMs (Electrically Programmable Read Only Memory) and OTP's (One Time Programmable Read Only Memory) are non volatile memory components for program storage.
SGS-THOMSON Microelectronics has one of the largest product range to meet your requirements:

- all densities from 16K to 1 Megabit.
- NMOS or CMOS technology.
- Jedec approved footprints for easy upgrades.
- UV EPROM in Cerdip package.
- One Time Programmable in windowless plastic package ideally suited for high volume production environment and surface mounting applications.
- very fast programming algorithm.

EEPROMS (Electrically Erasable Programmable Read Only Memories) embody the full range of EPROM functional advantages plus the added features of in-circuit erasability and programmability. SGS-THOMSON range comprehends serial access products, with densities ranging from 256 bit to 2 K bit, including 2 -wire bus compatible versions.

Static RAM products cover high speed memories, biport devices and Zeropower ${ }^{\text {TM }}$ TimekeeperTM RAMS.

- High speed memories with a device density range of 4 Kbits to 64 Kbits and performance from 20 ns to 55 ns .
Organizational flexibility ( $4 \mathrm{~K} \times 1,16 \mathrm{~K} \times 1,4 \mathrm{~K} \times 4$, $64 \mathrm{~K} \times 1,8 \mathrm{~K} \times 8$ ) covers a vast range of applications, including large mainframes, high speed controllers, communications, graphics display and workstations.
- Biport devices consist of a family of FIFO (First-In-First-Out) buffers. These FIFO's provide an interface between digital information paths with widely varying speeds. Each information source can thus operate at its own intrinsic speed, while results are processed or distributed at speeds from 25 ns to 200 ns . The Biport family also includes a range of veritable Dual Port Rams enabling applications in systems with two or more processors, or with distributed processors, where separate computing units must exchange data at speeds approaching real time.
- The Zeropower and Timekeeper RAM family combines the operating simplicity of convention byte-wide SRAM's with the excellent data integrity of Zeropower technology. This integrity is achieved thanks to the use of advanced CMOS technology and long-life lithium cells. With densities from $2 \mathrm{~K} \times 8$ to $8 \mathrm{~K} \times 8$ and access/cycle times up to 120 ns ( 150 ns for $8 \mathrm{~K} \times 8$ ), SGSTHOMSON Zeropower RAMs cover the full range of non-volatile needs for all microprocessor based systems. Thanks to the combined features of Zeropower technology with an on-chip real time clock, the 48T02 Timekeeper offers unparalleled non-volatile performance.


## NMOS UV EPROM

| Part Number | Orga. | Access Time | ICC MAX |  | Vcc | Temp. Range | Pin Count |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Act | St.by |  |  |  |
| ET2716Q | $2 \mathrm{~K} \times 8$ | 450ns | 100 mA | 25 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| ET2716Q-1 | $2 \mathrm{~K} \times 8$ | 350ns | 100 mA | 25 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| M2716F1 | $2 \mathrm{~K} \times 8$ | 450ns | 100 mA | 25 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| M2716-1F1 | $2 \mathrm{~K} \times 8$ | 350ns | 100 mA | 25 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| M2716F6 | $2 \mathrm{~K} \times 8$ | 450ns | 100 mA | 25mA | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| M2716-1F6 | $2 \mathrm{~K} \times 8$ | 350ns | 100 mA | 25 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| M2732AF1 | $4 \mathrm{~K} \times 8$ | 250ns | 125 mA | 35 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| M2732A-2F1 | $4 \mathrm{~K} \times 8$ | 200ns | 125mA | 35 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| M2732A-3F1 | $4 \mathrm{~K} \times 8$ | 300ns | 125 mA | 35 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| M2732A-4F1 | $4 \mathrm{~K} \times 8$ | 450ns | 125 mA | 35 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| M2732AF6 | $4 \mathrm{~K} \times 8$ | 250ns | 125mA | 35 mA | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| M2732A-4F6 | $4 \mathrm{~K} \times 8$ | 450ns | 125 mA | 35 mA | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| M2764AF1 | $8 \mathrm{~K} \times 8$ | 250ns | 75 mA | 35 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M2764A-1F1 | $8 \mathrm{~K} \times 8$ | 180ns | 75 mA | 35 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M2764A-2F1 | $8 \mathrm{~K} \times 8$ | 200ns | 75 mA | 35 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M2764A-3F1 | $8 \mathrm{~K} \times 8$ | 300ns | 75 mA | 35 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M2764A-4F1 | $8 \mathrm{~K} \times 8$ | 450ns | 75 mA | 35 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M2764A-18F1 | $8 \mathrm{~K} \times 8$ | 180ns | 75 mA | 35 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M2764A-20F1 | $8 \mathrm{~K} \times 8$ | 200ns | 75 mA | 35 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M2764A-25F1 | $8 \mathrm{~K} \times 8$ | 250ns | 75 mA | 35 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M2764A-30F1 | $8 \mathrm{~K} \times 8$ | 300ns | 75mA | 35 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M2764A-45F1 | $8 \mathrm{~K} \times 8$ | 450ns | 75 mA | 35 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M2764AF6 | $8 \mathrm{~K} \times 8$ | 250ns | 75 mA | 35 mA | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| M2764A-4F6 | $8 \mathrm{~K} \times 8$ | 450ns | 75mA | 35mA | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| M27128AF1 | $16 \mathrm{~K} \times 8$ | 250ns | 85 mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27128A-1F1 | $16 \mathrm{~K} \times 8$ | 150ns | 85 mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27128A-2F1 | $16 \mathrm{~K} \times 8$ | 200ns | 85mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27128A-3F1 | $16 \mathrm{~K} \times 8$ | 300ns | 85 mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27128A-4F1 | $16 \mathrm{~K} \times 8$ | 450ns | 85mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27128A-20F1 | $16 \mathrm{~K} \times 8$ | 200ns | 85mA | 40 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27128A-25F1 | $16 \mathrm{~K} \times 8$ | 250ns | 85 mA | 40 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27128A-30F1 | $16 \mathrm{~K} \times 8$ | 300ns | 85mA | 40 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27128A-45F1 | $16 \mathrm{~K} \times 8$ | 450ns | 85mA | 40 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27128AF6 | $16 \mathrm{~K} \times 8$ | 250ns | 85 mA | 40mA | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| M27128A-4F6 | $16 \mathrm{~K} \times 8$ | 450ns | 85mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| M27256F1 | $32 \mathrm{~K} \times 8$ | 250ns | 100 mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27256-1F1 | $32 \mathrm{~K} \times 8$ | 170ns | 100mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27256-2F1 | $32 \mathrm{~K} \times 8$ | 200ns | 100 mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27256-3F1 | $32 \mathrm{~K} \times 8$ | 300ns | 100 mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27256-4F1 | $32 \mathrm{~K} \times 8$ | 450ns | 100mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27256-20F1 | $32 \mathrm{~K} \times 8$ | 200ns | 100mA | 40 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27256-25F1 | $32 \mathrm{~K} \times 8$ | 250ns | 100 mA | 40 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27256-30F1 | $32 \mathrm{~K} \times 8$ | 300ns | 100mA | 40 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27256-45F1 | $32 \mathrm{~K} \times 8$ | 450ns | 100 mA | 40 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27256F6 | $32 \mathrm{~K} \times 8$ | 250ns | 100mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| M27256-4F6 | $32 \mathrm{~K} \times 8$ | 450ns | 100 mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| M27512F1 | $64 \mathrm{~K} \times 8$ | 250ns | 125 mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27512-2F1 | $64 \mathrm{~K} \times 8$ | 200ns | 125 mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27512-3F1 | $64 \mathrm{~K} \times 8$ | 300ns | 125 mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27512-25F1 | $64 \mathrm{~K} \times 8$ | 250ns | 125 mA | 40 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27512-30F1 | $64 \mathrm{~K} \times 8$ | 300 ns | 125 mA | 40 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| M27512F6 | $64 \mathrm{~K} \times 8$ | 250ns | 125 mA | 40mA | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |

## CMOS UV EPROM

| Part Number | Orga. | Access Time | ICC MAX |  | Vcc | Temp. Range | Pin Count |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Act | St.by |  |  |  |
| ETC2716 | $2 \mathrm{~K} \times 8$ | 450ns | 10 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| ETC2716Q-1 | $2 \mathrm{~K} \times 8$ | 350ns | 10 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| ETC2716Q-V | $2 \mathrm{~K} \times 8$ | 450ns | 10 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| ETC2732Q | 4 K | 450 | 10 | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| ETC2732Q-3 | $4 \mathrm{~K} \times 8$ | 350ns | 10 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 2 |
| ETC2732Q-45-V | $4 \mathrm{~K} \times 8$ | 450ns | 10 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| TS27C64A-15XCQ | $8 \mathrm{~K} \times 8$ | 150ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-20XCQ | $8 \mathrm{~K} \times 8$ | 200ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-25XCQ | $8 \mathrm{~K} \times 8$ | 250ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-30XCQ | $8 \mathrm{~K} \times 8$ | 300ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-15CQ | $8 \mathrm{~K} \times 8$ | 150ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-20CQ | $8 \mathrm{~K} \times 8$ | 200ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-25CQ | $8 \mathrm{~K} \times 8$ | 250ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-30CQ | $8 \mathrm{~K} \times 8$ | 300ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-15VQ | $8 \mathrm{~K} \times 8$ | 150ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-20VQ | $8 \mathrm{~K} \times 8$ | 200ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-25VQ | $8 \mathrm{~K} \times 8$ | 250ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-30VQ | $8 \mathrm{~K} \times 8$ | 300ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| TS27C256-15XCQ | $32 \mathrm{~K} \times 8$ | 150ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C256-17XCQ | $32 \mathrm{~K} \times 8$ | 170ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C256-20XCQ | $32 \mathrm{~K} \times 8$ | 200ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C256-25XCQ | $32 \mathrm{~K} \times 8$ | 250ns | 30mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C256-30XCQ | $32 \mathrm{~K} \times 8$ | 300ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C256-17CQ | $32 \mathrm{~K} \times 8$ | 170ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C256-20CQ | $32 \mathrm{~K} \times 8$ | 200ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C256-25CQ | $32 \mathrm{~K} \times 8$ | 250ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C256-30CQ | $32 \mathrm{~K} \times 8$ | 300ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C256-15VQ | $32 \mathrm{~K} \times 8$ | 150ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| TS27C256-17CQ | $32 \mathrm{~K} \times 8$ | 170ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| TS27C256-20VQ | $32 \mathrm{~K} \times 8$ | 200ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| TS27C256-25VQ | $32 \mathrm{~K} \times 8$ | 250ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| TS27C256-30VQ | $32 \mathrm{~K} \times 8$ | 300ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| M27C1024-12XF1 | $64 \mathrm{~K} \times 16$ | 120ns | 50 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 40 |
| M27C1024-15XF1 | $64 \mathrm{~K} \times 16$ | 150ns | 50 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 40 |
| M27C1024-20XF1 | $64 \mathrm{~K} \times 16$ | 200ns | 50 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 40 |
| M27C1024-25XF1 | $64 \mathrm{~K} \times 16$ | 250ns | 50 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 40 |
| M27C1024-12F1 | $64 \mathrm{~K} \times 16$ | 120ns | 50 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 40 |
| M27C1024-15F1 | $64 \mathrm{~K} \times 16$ | 150ns | 50 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 40 |
| M27C1024-20F1 | $64 \mathrm{~K} \times 16$ | 200ns | 50 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 40 |
| M27C1024-25F1 | $64 \mathrm{~K} \times 16$ | 250ns | 50 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 40 |
| M27C1024-15XF6 | $64 \mathrm{~K} \times 16$ | 150ns | 50 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 40 |
| M27C1024-20XF6 | $64 \mathrm{~K} \times 16$ | 200ns | 50 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 40 |
| M27C1024-25XF6 | $64 \mathrm{~K} \times 16$ | 250ns | 50 mA | 1 mA | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 40 |

## NMOS OTP ROM

| Part Number | Orga. | Access Time | ICC max |  | Vcc | Temp. Range | Pin Count |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Act | St.by |  |  |  |
| ST2764A-18XCP | $8 \mathrm{~K} \times 8$ | 180ns | 75 mA | 35 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST2764A-20XCP | $8 \mathrm{~K} \times 8$ | 200ns | 75 mA | 35 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST2764A-18CP | $8 \mathrm{~K} \times 8$ | 180ns | 75 mA | 35 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST2764A-20CP | $8 \mathrm{~K} \times 8$ | 200ns | 75 mA | 35 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST2764A-25CP | $8 \mathrm{~K} \times 8$ | 250ns | 75 mA | 35 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST2764A-30CP | $8 \mathrm{~K} \times 8$ | 300ns | 75 mA | 35 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST27128A-15XCP | $16 \mathrm{~K} \times 8$ | 150ns | 85 mA | 40 mA - | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST27128A-20XCP | $16 \mathrm{~K} \times 8$ | 200ns | 85 mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST27128A-20CP | $16 \mathrm{~K} \times 8$ | 200ns | 85 mA | 40 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST27128A-25CP | $16 \mathrm{~K} \times 8$ | 250ns | 85 mA | 40 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST27128A-30CP | $16 \mathrm{~K} \times 8$ | 300ns | 85 mA | 40 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST27256-17XCP | $32 \mathrm{~K} \times 8$ | 170ns | 100 mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST27256-20XCP | $32 \mathrm{~K} \times 8$ | 200ns | 100 mA | 40 mA | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST27256-20CP | $32 \mathrm{~K} \times 8$ | 200ns | 100 mA | 40 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST27256-25CP | $32 \mathrm{~K} \times 8$ | 250ns | 100 mA | 40 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST27256-30CP | $32 \mathrm{~K} \times 8$ | 300ns | 100 mA | 40 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |

SCS-THOMSON
NCROERCRRONDCS

CMOS OTP ROM

| Part Number | Orga. | Access Time | ICC MAX |  | $V_{C C}$ | Temp. Range | Pin Count |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Act | St.by |  |  |  |
| TS27C64A-15CFN | $8 \mathrm{~K} \times 8$ | 150ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $\times 70^{\circ} \mathrm{C}$ | 32 |
| TS27C64A-20CFN | $8 \mathrm{~K} \times 8$ | 200ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 32 |
| TS27C64A-25CFN | $8 \mathrm{~K} \times 8$ | 250ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 32 |
| TS27C64A-30CFN | $8 \mathrm{~K} \times 8$ | 300ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 32 |
| TS27C64A-15VFN | $8 \mathrm{~K} \times 8$ | 150ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 32 |
| TS27C64A-20VFN | $8 \mathrm{~K} \times 8$ | 200ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 32 |
| TS27C64A-25VFN | $8 \mathrm{~K} \times 8$ | 250ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 32 |
| TS27C64A-30VFN | $8 \mathrm{~K} \times 8$ | 300ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 32 |
| TS27C64A-15TFN | $8 \mathrm{~K} \times 8$ | 150ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | 32 |
| TS27C64A-20TFN | $8 \mathrm{~K} \times 8$ | 200ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | 32 |
| TS27C64A-25TFN | $8 \mathrm{~K} \times 8$ | 250ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | 32 |
| TS27C64A-30TFN | $8 \mathrm{~K} \times 8$ | 300ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | 32 |
| TS27C64A-15CP | $8 \mathrm{~K} \times 8$ | 150ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-20CP | $8 \mathrm{~K} \times 8$ | 200ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-25CP | $8 \mathrm{~K} \times 8$ | 250ns | 30 mA | 1 mA | $5 V \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-30CP | $8 \mathrm{~K} \times 8$ | 300ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-15VP | $8 \mathrm{~K} \times 8$ | 150ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-20VP | $8 \mathrm{~K} \times 8$ | 200ns | 30mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-25VP | $8 \mathrm{~K} \times 8$ | 250ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-30VP | $8 \mathrm{~K} \times 8$ | 300ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-15TP | $8 \mathrm{~K} \times 8$ | 150ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-20TP | $8 \mathrm{~K} \times 8$ | 200ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-25TP | $8 \mathrm{~K} \times 8$ | 250ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | 28 |
| TS27C64A-30TP | $8 \mathrm{~K} \times 8$ | 300ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | 28 |
| ST27C256-17CFN | $32 \mathrm{~K} \times 8$ | 170ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 32 |
| ST27C256-20CFN | $32 \mathrm{~K} \times 8$ | 200ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 32 |
| ST27C256-25CFN | $32 \mathrm{~K} \times 8$ | 250ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 32 |
| ST27C256-30CFN | $32 \mathrm{~K} \times 8$ | 300ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 32 |
| ST27C256-17VFN | $32 \mathrm{~K} \times 8$ | 170ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 32 |
| ST27C256-20VFN | $32 \mathrm{~K} \times 8$ | 200ns | 30mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 32 |
| ST27C256-25VFN | $32 \mathrm{~K} \times 8$ | 250ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 32 |
| ST27C256-30VFN | $32 \mathrm{~K} \times 8$ | 300ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 32 |
| ST27C256-17TFN | $32 \mathrm{~K} \times 8$ | 170ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | 32 |
| ST27C256-20TFN | $32 \mathrm{~K} \times 8$ | 200ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | 32 |
| ST27C256-25TFN | $32 \mathrm{~K} \times 8$ | 250ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | 32 |
| ST27C256-30TFN | $32 \mathrm{~K} \times 8$ | 300ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | 32 |
| ST27C256-17CP | $32 \mathrm{~K} \times 8$ | 170ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST27C256-20CP | $32 \mathrm{~K} \times 8$ | 200ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST27C256-25CP | $32 \mathrm{~K} \times 8$ | 250ns | 30mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST27C256-30CP | $32 \mathrm{~K} \times 8$ | 300ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| ST27C256-17VP | $32 \mathrm{~K} \times 8$ | 170ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| ST27C256-20VP | $32 \mathrm{~K} \times 8$ | 200ns | 30mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| ST27C256-25VP | $32 \mathrm{~K} \times 8$ | 250ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| ST27C256-30VP | $32 \mathrm{~K} \times 8$ | 300ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 28 |
| ST27C256-17TP | $32 \mathrm{~K} \times 8$ | 170ns | 30mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | 28 |
| ST27C256-20TP | $32 \mathrm{~K} \times 8$ | 200ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | 28 |
| ST27C256-25TP | $32 \mathrm{~K} \times 8$ | 250ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | 28 |
| ST27C256-30TP | $32 \mathrm{~K} \times 8$ | 300ns | 30 mA | 1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | 28 |

NMOS EEPROM

| Part Number | Orga. | Frequency | ICC MAX |  | Vcc | Temp. Range | Pin Count |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Act | St.by |  |  |  |
| M8571B1 | 1K-bit | 125 KHz | 20 mA | - | 5 V + $10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 8 |
| M8571B6 | 1K-bit | 125 KHz | 20 mA | - | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 8 |
| M9306B1 | 256-bit | 250 KHz | 6 mA | 3 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 8 |
| M9306B6 | 256-bit | 250 KHz | 6 mA | 3 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 8 |
| M9306M1 | 256-bit | 250 KHz | 6 mA | 3 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 8 |
| M9306M6 | 256-bit | 250 KHz | 6 mA | 3 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 8 |
| M9346B1 | 1-Kbit | 250 KHz | 6 mA | 3 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 8 |
| M9346B6 | 1-Kbit | 250 KHz | 6 mA | 3 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 8 |
| M9346M1 | 1-Kbit | 250 KHz | 6 mA | 3 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 14 |
| M9346M6 | 1-Kbit | 250 KHz | 6 mA | 3 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 14 |

CMOS EEPROM

| Part Number | Orga. | Frequency | ICC MAX |  | Vcc | Temp. Range | Pin Count |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Act | St.by |  |  |  |
| ST24C02CP | 2-KBIT | 100 KHz | 3 mA | 0.1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 8 |
| ST24C02VP | 2-KBIT | 100 KHz | 3 mA | 0.1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 8 |
| TS59C11CP | 1-KBIT | 250 KHz | 3 mA | 0.1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 8 |
| TS59C11VP | 1-KBIT | 250 KHz | 3 mA | 0.1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 8 |
| TS93C46CP | 1-KBIT | 250 KHz | 3 mA | 0.1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 8 |
| TS93C46VP | 1-KBIT | 250 KHz | 3 mA | 0.1 mA | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | 8 |
| ST93C56 | 2-KBIT | 1 MHz | 3 mA | 0.1 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 8 |

NMOS ROM

| Part Number | Orga. | Access Time | ICC MAX |  | Vcc | Temp. Range | Pin Count |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Act | St.by |  |  |  |
| M2316H | 2Kx8 | 300ns | 70 mA | - | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| M2332/M2333 | $4 \mathrm{Kx8}$ | 250ns | 70 mA | - | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| M2364 | $8 \mathrm{Kx8}$ | 250 ns | 80mA | - | $5 \mathrm{~V} \pm 10 \%$ | , to $+70^{\circ} \mathrm{C}$ | 24 |
| M2365 | $8 \mathrm{Kx8}$ | 250ns | 70 mA | - | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |

ZEROPOWER

| Part Number | Orga. | Access Time | ICC Max |  | Vcc |  | Temp. Range | Pin Count |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Act | St.by |  |  |  |  |
| BATTERY BACK-UP |  |  |  |  |  |  |  |  |
| MK48C02AN15 | $2 \mathrm{~K} \times 8$ | 150ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48C02AN20 | $2 \mathrm{~K} \times 8$ | 200ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48C02AN25 | $2 \mathrm{~K} \times 8$ | 250 ns | 80 mA | 3 mA | 5 V | + 10\% | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48C02AK15 | $2 \mathrm{~K} \times 8$ | 150ns | 80 mA | 3 mA | 5 V | -5\% | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48C02AK20 | $2 \mathrm{~K} \times 8$ | 200ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48C02AK25 | $2 \mathrm{~K} \times 8$ | 250ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |

TIMEKEEPER

| MK48TO2B12 | $2 \mathrm{~K} \times 8$ | 120 ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| MK48T02B15 | $2 \mathrm{~K} \times 8$ | 150 ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48T02B20 | $2 \mathrm{~K} \times 8$ | 200 ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48T02B25 | $2 \mathrm{~K} \times 8$ | 250 ns | 80 mA | 3 mA | 5 V | $+10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48T02BU12 | $2 \mathrm{~K} \times 8$ | 120 ns | 80 mA | 3 mA | 5 V | $-5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48T02BU15 | $2 \mathrm{~K} \times 8$ | 150 ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48T02BU20 | $2 \mathrm{~K} \times 8$ | 200 ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48T02BU25 | $2 \mathrm{~K} \times 8$ | 250 ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48T12B12 | $2 \mathrm{~K} \times 8$ | 120 ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48T12B15 | $2 \mathrm{~K} \times 8$ | 150 ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48T12B20 | $2 \mathrm{~K} \times 8$ | 200 ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48T12B25 | $2 \mathrm{~K} \times 8$ | 250 ns | 80 mA | 3 mA | 5 V | $+10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48T12BU12 | $2 \mathrm{~K} \times 8$ | 120 ns | 80 mA | 3 mA | 5 V | $-10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48T12BU15 | $2 \mathrm{~K} \times 8$ | 150 ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48T12BU20 | $2 \mathrm{~K} \times 8$ | 200 ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48T12BU25 | $2 \mathrm{~K} \times 8$ | 250ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |

## ZEROPOWER

| MK48Z02B12 | $2 \mathrm{~K} \times 8$ | 120ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MK48Z02B15 | $2 \mathrm{~K} \times 8$ | 150ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48Z02B20 | $2 \mathrm{~K} \times 8$ | 200ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48Z02B25 | $2 \mathrm{~K} \times 8$ | 250 ns | 80 mA | 3 mA | 5 V | + 10\% | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48ZO2BU12 | $2 \mathrm{~K} \times 8$ | 120ns | 80 mA | 3 mA | 5V | -5\% | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48ZO2BU15 | $2 \mathrm{~K} \times 8$ | 150ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48ZO2BU20 | $2 \mathrm{~K} \times 8$ | 200ns | 80 mA | 3mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48Z02BU25 | $2 \mathrm{~K} \times 8$ | 250ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48Z12B12 | $2 \mathrm{~K} \times 8$ | 120ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48Z12B15 | $2 \mathrm{~K} \times 8$ | 150ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48Z12B20 | $2 \mathrm{~K} \times 8$ | 200ns | 80 mA | 3mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48Z12B25 | $2 \mathrm{~K} \times 8$ | 250ns | 80 mA | 3mA | 5 V | + 10\% | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48Z12BU12 | $2 \mathrm{~K} \times 8$ | 120ns | 80 mA | 3mA | 5 V | -10\% | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48Z12BU15 | $2 \mathrm{~K} \times 8$ | 150ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48Z12BU20 | $2 \mathrm{~K} \times 8$ | 200ns | 80 mA | 3mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK48Z12BU25 | $2 \mathrm{~K} \times 8$ | 250ns | 80 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MKI48ZO2B12 | $2 \mathrm{~K} \times 8$ | 120ns | 80 mA | 3 mA | 5 V |  | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| MK148ZO2B15 | $2 \mathrm{~K} \times 8$ | 150ns | 80 mA | 3 mA | 5 V |  | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| MK148ZO2B20 | $2 \mathrm{~K} \times 8$ | 200ns | 80 mA | 3mA | 5 V |  | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| MK148Z02B25 | $2 \mathrm{~K} \times 8$ | 250ns | 80 mA | 3 mA | 5 V | + 10\% | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| MKI48Z02BU12 | $2 \mathrm{~K} \times 8$ | 120ns | 80 mA | 3 mA | 5 V | -5\% | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| MKI48Z02BU15 | $2 \mathrm{~K} \times 8$ | 150ns | 80 mA | 3 mA | 5 V |  | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| MK148Z02BU20 | $2 \mathrm{~K} \times 8$ | 200ns | 80mA | 3 mA | 5 V |  | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| MKI48Z02BU25 | $2 \mathrm{~K} \times 8$ | 250ns | 80 mA | 3 mA | 5 V |  | -40 to $+85^{\circ} \mathrm{C}$ | 24 |

Note: 1. Letter " $U$ "' inserted in sales type indicates "Underwriters' Laboratories" branding.

## ZEROPOWER

| Part Number | Orga. | Access Time | ICC Max |  | Vcc |  | Temp. Range | Pin Count |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Act | St.by |  |  |  |  |
| MK148Z12B12 | $2 \mathrm{~K} \times 8$ | 120ns | 80 mA | 3mA | 5 V |  | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| MKI48Z12B15 | $2 \mathrm{~K} \times 8$ | 150ns | 80 mA | 3 mA | 5 V |  | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| MKI48Z12B20 | 2K×8 | 200ns | 80 mA | 3 mA | 5 V |  | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| MKI48Z12B25 | $2 \mathrm{~K} \times 8$ | 250ns | 80 mA | 3 mA | 5 V | +10\% | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| MKI48Z12BU12 | $2 \mathrm{~K} \times 8$ | 120ns | 80 mA | 3 mA | 5 V | -10\% | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| MKI48Z12BU15 | 2K×8 | 150ns | 80mA | 3 mA | 5 V |  | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| MKI48Z12BU20 | $2 \mathrm{~K} \times 8$ | 200ns | 80 mA | 3 mA | 5 V |  | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| MKI48Z12BU25 | $2 \mathrm{~K} \times 8$ | 250ns | 80 mA | 3 mA | 5 V |  | -40 to $+85^{\circ} \mathrm{C}$ | 24 |
| MK48Z08B15 | $8 \mathrm{~K} \times 8$ | 150ns | 50 mA | 3mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z08B20 | $8 \mathrm{~K} \times 8$ | 200ns | 50 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z08B25 | $8 \mathrm{~K} \times 8$ | 250ns | 50 mA | 3 mA | 5 V | + 10\% | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z08BU15 | $8 \mathrm{~K} \times 8$ | 150ns | 50 mA | 3 mA | 5 V | -5\% | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z08BU20 | $8 \mathrm{~K} \times 8$ | 200ns | 50 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z08BU25 | $8 \mathrm{~K} \times 8$ | 250ns | 50 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z18B15 | $8 \mathrm{~K} \times 8$ | 150ns | 50 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z18B20 | $8 \mathrm{~K} \times 8$ | 200ns | 50 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z18B25 | $8 \mathrm{~K} \times 8$ | 250ns | 50 mA | 3 mA | 5 V | + 10\% | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z18BU15 | $8 \mathrm{~K} \times 8$ | 150ns | 50 mA | 3 mA | 5 V | -10\% | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z18BU20 | $8 \mathrm{~K} \times 8$ | 200ns | 50 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z18BU25 | $8 \mathrm{~K} \times 8$ | 250ns | 50 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z09B15 | $8 \mathrm{~K} \times 8$ | 150ns | 50 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z09B20 | $8 \mathrm{~K} \times 8$ | 200ns | 50 mA | 3mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z09B25 | $8 \mathrm{~K} \times 8$ | 250ns | 50 mA | 3 mA | 5 V | + 10\% | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z09BU15 | $8 \mathrm{~K} \times 8$ | 150ns | 50 mA | 3mA | 5 V | -5\% | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z09BU20 | $8 \mathrm{~K} \times 8$ | 200ns | 50 mA | 3mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z09BU25 | $8 \mathrm{~K} \times 8$ | 250ns | 50 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z19B15 | $8 \mathrm{~K} \times 8$ | 150ns | 50 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z19B20 | $8 \mathrm{~K} \times 8$ | 200ns | 50 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z19B25 | $8 \mathrm{~K} \times 8$ | 250ns | 50 mA | 3 mA | 5 V | +10\% | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z19BU15 | $8 \mathrm{~K} \times 8$ | 150ns | 50 mA | 3mA | 5 V | -10\% | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z19BU20 | $8 \mathrm{~K} \times 8$ | 200ns | 50 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK48Z19BU25 | $8 \mathrm{~K} \times 8$ | 250ns | 50 mA | 3 mA | 5 V |  | 0 to $+70^{\circ} \mathrm{C}$ | 28 |

Note: 1. Letter " $U$ "' inserted in sales type indicates "Underwriters' Laboratories" branding.

FAST STATIC RAM

| Part Number | Orga. | Access Time | ICC Max |  | Vcc | Temp. Range | Pin Count |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Act | St.by |  |  |  |
| MK41H66N20 | $16 \mathrm{~K} \times 1$ | 20 ns | 120 mA | - | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 20 |
| MK41H66N25 | $16 \mathrm{~K} \times 1$ | 25ns | 120 mA | - | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 20 |
| MK41H66N35 | $16 \mathrm{~K} \times 1$ | 35ns | 120 mA | - | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 20 |
| MK41H67N20 | $16 \mathrm{~K} \times 1$ | 20 ns | 120 mA | 10 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 20 |
| MK41H67N25 | $16 \mathrm{~K} \times 1$ | 25ns | 120 mA | 10 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 20 |
| MK41H67N35 | $16 \mathrm{~K} \times 1$ | 35ns | 120 mA | 10 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 20 |
| MK41H68N20 | $4 \mathrm{~K} \times 4$ | 20ns | 120 mA | 8 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 20 |
| MK41H68N25 | $4 \mathrm{~K} \times 4$ | 25ns | 120 mA | 8 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 20 |
| MK41H68N35 | $4 \mathrm{~K} \times 4$ | 35ns | 120 mA | 8 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 20 |
| MK41H69N20 | $4 \mathrm{~K} \times 4$ | 20ns | 120 mA | - | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 20 |
| MK41H69N25 | $4 \mathrm{~K} \times 4$ | $25 n s$ | 120 mA | - | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 20 |
| MK41H69N35 | $4 \mathrm{~K} \times 4$ | 35ns | 120 mA | - | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 20 |
| MK41H79N2O | $4 \mathrm{~K} \times 4$ | 20ns | 120 mA | 16 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 22 |
| MK41H79N25 | $4 \mathrm{~K} \times 4$ | 25ns | 120 mA | 16 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 22 |
| MK41H79N35 | $4 \mathrm{~K} \times 4$ | 35ns | 120 mA | 16 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 22 |
| TAGRAM |  |  |  |  |  |  |  |
| MK41H80N20 | $4 \mathrm{~K} \times 4$ | 20 ns | 120 mA | - | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 22 |
| MK41H80N25 | $4 \mathrm{~K} \times 4$ | 25ns | 120 mA | - | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 22 |
| MK41H80N35 | $4 \mathrm{~K} \times 4$ | 35 ns | 120 mA | - | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 22 |

Note: 1. Letter " $U$ " inserted in sales type indicates "Underwiters' Laboratories" branding.

BIPORT (DUAL PORT)

| Part Number | Orga. | Access Time | ICC MAX |  | Vcc | Temp. Range | Pin Count |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Act | St.by |  |  |  |
| MK4511N12 | $512 \times 9$ | 120ns | 50 mA | 5mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK4511N15 | $512 \times 9$ | 150ns | 50 mA | 5 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK4511N20 | $512 \times 9$ | 200ns | 50 mA | 5 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |

## FIFO

| Part Number | Orga. | Access Time | ICC Max |  | Vcc | Temp. Range | Pin Count |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Act | St.by |  |  |  |
| MK4501K10 | $512 \times 9$ | 100ns | 80mA | 8 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 32 |
| MK4501K12 | $512 \times 9$ | 120ns | 80 mA | 8 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 32 |
| MK4501K15 | $512 \times 9$ | 150ns | 80mA | 8 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 32 |
| MK4501K20 | $512 \times 9$ | 200ns | 80mA | 8 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 32 |
| MK4501K65 | $512 \times 9$ | 65ns | 80 mA | 8 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 32 |
| MK4501K80 | $512 \times 9$ | 80ns | 80mA | 8 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 32 |
| MK4501N10 | $512 \times 9$ | 100ns | 80mA | 8 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK4501N12 | $512 \times 9$ | 120ns | 80 mA | 8 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK4501N15 | $512 \times 9$ | 150ns | 80 mA | 8 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK4501N20 | $512 \times 9$ | 200ns | 80 mA | 8 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK4501N65 | $512 \times 9$ | 65ns | 80 mA | 8 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK4501N80 | $512 \times 9$ | 80ns | 80 mA | 8 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK4503N10 | $2048 \times 9$ | 100ns | 120 mA | 12 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK4503N12 | $2048 \times 9$ | 120ns | 120 mA | 12 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK4503N15 | $2048 \times 9$ | 150ns | 120 mA | 12 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK4503N20 | $2048 \times 9$ | 200ns | 120 mA | 12 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK4503N65 | $2048 \times 9$ | 65ns | 120 mA | 12 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK4503N80 | $2048 \times 9$ | 80ns | 120 mA | 12 mA | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 28 |
| MK4505MN25 | $1024 \times 5$ | 15ns | 100 mA | - | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK4505MN33 | $1024 \times 5$ | 20ns | 100 mA |  | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK4505MN50 | $1024 \times 5$ | 25ns | 100 mA | - | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 24 |
| MK4505SN25 | $1024 \times 5$ | 15ns | 100 mA |  | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 20 |
| MK4505SN33 | $1024 \times 5$ | 20 ns | 100 mA |  | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 20 |
| MK4505SN50 | $1024 \times 5$ | 25ns | 100 mA | - | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | 20 |

Note: 1. Letter " $U$ " inserted in sales type indicates "Underwriters' Laboratories" branding.

SGS-THOMSON
NUCROELECTRONUCS

UV EPROM

| PRODUCT <br> DESCRIPTION | SGS-THOMSON |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | AMD

OTP ROM

| PRODUCT DESCRIPTION | SGS-THOMSON | HITACHI | INTEL | MICROCHIP TECHNOL. <br> (GI) | MITSUBISHI | NSC | NEC | OKI | SIGNETICS | TI | TOSHIBA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $8 \mathrm{~K} \times 8$ NMOS | ST2764AP |  | P2764A |  | M5M2764P |  | $\mu \mathrm{PD} 2764 \mathrm{C}$ | MSM2764AZB |  | TMS27P64 | TMM2764AP |
| $8 \mathrm{~K} \times 8$ CMOS | TS27C64AP/FN |  | P27C64 | P27C64 |  | NMC27C64N | ${ }_{\mu \mathrm{PD} 27 \mathrm{C}}$ 4C |  | 27C64A-N |  |  |
| $16 \mathrm{~K} \times 8$ NMOS | ST27128AP | HN27128AP | P27128A |  |  |  | ${ }_{\mu}$ PD27128C | MSM27128AZB |  | TMS27P128 | TMM27128AP |
| $32 \mathrm{~K} \times 8$ NMOS | ST27256P | HN27256P | P27256 | P27256 | M5M27256P |  |  | MSM27256AZB |  | TMS27P256 | TMM27256AP |
| $32 \mathrm{~K} \times 8$ CMOS | ST27C256P/FN |  | P27C256 | P27C256 | M5M27C2̇56 |  | ${ }_{\mu \text { PD27C256AC }}$ |  | 27C256-N | TMS27PC256 | TC54256AP |

EEPROM

| PRODUCT DESCRIPTION | SGS-THOMSON | CATALYST | GENERAL INSTRUM. | HYUNDAI | ICT | NATIONAL | OKI | SIEMENS | SIERRA | VALVO (PHILIPS) | XICOR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SERIAL NMOS $256 \text { BIT }$ | M9306 |  |  |  |  | NMC9306 |  |  |  |  |  |
| 1024 BIT | M9346 |  |  |  |  | NMC9346 |  |  |  |  |  |
| $\begin{aligned} & 1024 \text { BIT } \\ & \text { 2-WIRE BUS } \end{aligned}$ | M8571 | : | PCD8572 |  |  |  |  | SDA2516 |  | PCF8572 |  |
| SERIAL CMOS 1024 BIT | TS59C11 | CAT59C11 | ER5911 <br> (NMOS) |  |  |  | MSM16911 |  |  |  |  |
| 1024 BIT | TS93C46 | CAT93C46 | , | HY93C46 | ICT93C46 | NMC93CS46 NMC93CS06 | MSM16811 |  | SC22011 |  |  |
| 2048 BIT <br> 2-WIRE BUS | ST24C02 |  | PCD8582 |  |  |  |  | SDA2526 |  | PCF8582 | $\begin{aligned} & \text { X24C02 } \\ & \text { X2402 } \\ & \text { (NMOS) } \end{aligned}$ |
| $\begin{aligned} & 2048 \mathrm{BIT} \\ & \mathrm{~V}_{\mathrm{CC}}=3 \mathrm{~V} \end{aligned}$ | ST93C56 |  |  |  |  | NMC93CS56 |  |  |  |  |  |

## VFSRAM

| PRODUCT <br> DESCRIPTION | SGS-THOMSON | CYPRESS | MATRA | INMOS | IDT | MOTOROLA | NEC | FUJITSU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $(16 K X 1)$ | MK41H67 | CY7C167 | HM65767 | IMS1403 | IDT6167A | MCM6167 | $\mu$ PD4311 | MB81C67 |
| $(4 K X 4)$ | MK41H68 | CY7C168 | HM65768 | IMS1423 | IDT6168A | MCM6168 | $\mu$ PD4314 | MB81C68 |
| $(64 K X 1)$ | MK41H87 | CY7C187 | HM65787 | IMS1600 | IDT7187 | MCM6187 | $\mu$ PD4361 | MB81C71 |
| $(8 K X 8)$ | MK48H64 | CYC185 | HM65641 | IMS1630 | IDT7164 | MCM6164 | $\mu$ PD4364 | MB81C78 |


| PRODUCT <br> DESCRIPTION | SGS-THOMSON | IDT | CYPRESS | DALLAS | AMD/MMI | VTI |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $(512 \times 9)$ | MK4501 | IDT7201 | CY7C412 | DS2009 | $67 C 201$ | - |
| $(2 K X 9)$ | MK4503 | IDT7202/3 | CY7C424/9 | DS2010/1 | $67 C 202 / 3$ | VT2F9 |

## ZEROPOWER

| PRODUCT <br> DESCRIPTION | SGS-THOMSON | DALLAS | GREENWICH |
| :---: | :---: | :---: | :---: |
| $(2 K X 8)$ | MK48Z02 | DS1210 | NCR2 |
| $(8 K X 8)$ | MK48Z08 | DS1225 | NVR8 |

NMOS EPROM

| Process <br> Name | Channel <br> Length | Max. <br> Speed | VPP <br> (external) | Main <br> Products |
| :---: | :---: | :---: | :---: | :--- |
| E1 | $4 \mu \mathrm{~m}$ | 350 ns | 25 V | M2716 |
| E3 | $1.5 \mu \mathrm{~m}$ | 200 ns | 21 V | M2732A |
| E3 | $1.5 \mu \mathrm{~m}$ | 150 ns | 12.5 V | M2764A |
|  |  |  |  | M27128A |
|  |  |  |  | M27256 |
|  |  |  |  | M27512 |

CMOS EPROM

| P2 | $5 \mu \mathrm{~m}$ | 350 ns | 25 V | ETC2716 |
| :---: | :---: | :---: | :---: | :--- |
| ETC2732 |  |  |  |  |
| E 4 | $1.4 \mu \mathrm{~m}$ | 150 ns | 12.5 V | TS27C64A |
| TS27C256 |  |  |  |  |
|  | $1.0 \mu \mathrm{~m}$ | 120 ns | 12.5 V | M27C1024 |

NMOS EEPROM

| F1 | $3.5 \mu \mathrm{~m}$ | 250 KHz | 5 V | M8571 |
| :---: | :---: | :---: | :---: | :--- |
|  |  |  |  | M9306 |
|  |  |  | M9346 |  |

CMOS EEPROM

| 2 E 2 | $2.0 \mu \mathrm{~m}$ | 250 KHz | 5 V | TS59C11 |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | TS93C46 |
| F3 | $1.5 \mu \mathrm{~m}$ | 1 MHz | 5 V | ST24C02 |

## STATIC RAMS

| Technology | Channel Length | Max. Speed | Metal Levels/ Memory Cell | Main products |
| :---: | :---: | :---: | :---: | :---: |
| cMOS | $2.0 \mu \mathrm{~m}$ | 65 ns | 1/8T | FIFO MK4501 MK4503 |
| CMOS | $2.0 \mu \mathrm{~m}$ | 20 ns | 1/8T | DUAL PORT <br> MK4511 |
| cmos | $2.0 \mu \mathrm{~m}$ | 120 ns | 1/6T | ZEROPOWER/ TIMEKEEPER MK48Z02 MK48T02 |
| cmos | $1.2 \mu \mathrm{~m}$ | 20 ns | 2/6T | VERY FAST <br> MK41H67 <br> MK41H68 <br> MK41H8O <br> MK48H64 |
| CMOS | $1.2 \mu \mathrm{~m}$ | 150 ns | 2/6T | $\begin{aligned} & \text { ZEROPOWER } \\ & \text { MK48Z08 } \end{aligned}$ |
| CMOS | $1.2 \mu \mathrm{~m}$ | 25 ns | 2/8T | FIFO <br> MK4505 |

## EPROM DEVICES

NMOS UV EPROM
2-2

$$
x^{2}+x_{0}+x_{0}
$$

$$
(x+8 y+2 x
$$

## 16K (2K $\times 8$ ) NMOS UV ERASABLE PROM

- $2048 \times 8$ ORGANIZATION
- 525 MW MAX ACTIVE POWER, 132 MW MAX STANDBY POWER
- LOW POWER DURING PROGRAMMING
- ACCESS TIME M/ET2716-1, 350ns; M/ET2716, 450ns
- SINGLE 5V POWER SUPPLY
. STATIC-NO CLOCKS REQUIRED
- INPUTS AND OUTPUTS TTL COMPATIBLE DURING BOTH READ AND PROGRAM MODES
- THREE-STATE OUTPUT WITH OR-TIE CAPABILITY
- EXTENDED TEMPERATURE RANGE (F6)


## DESCRIPTION

The M/ET2716 is high speed 16K UV erasable and electrically reprogrammable EPROM ideally suited for applications where fast turn around and pattern experimentation are important requirements.
The M/ET2716 is packaged in a 24 -pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device by following the programming procedure.
This EPROM is fabricated with the reliable, high volume, time proven, N -channel silicon gate technology X-MOS.

PIN NAMES

| A0-A10 | ADDRESS INPUTS |
| :--- | :--- |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ (Q0-Q7) | DATA OUTPUTS |
| $\overline{\mathrm{CE} / \text { PGM }(\bar{E} / P)}$ | CHIP ENABLE/PROGRAM |
| $\overline{\mathrm{OE}}(\mathrm{G})$ | OUTPUT ENABLE |
| $\mathrm{V}_{\mathrm{PP}}$ | READ 5V, PROGRAM 25V |
| $\mathrm{V}_{\mathrm{CC}}$ | POWER (5V) |
| $\mathrm{V}_{\mathrm{SS}}$ | GROUND |

Note: Symbols in parentheses are proposed JEDEC standard

(Ordering Information at the end of the datasheet)

## PIN CONNECTIONS



## BLOCK DIAGRAM



## PIN CONNECTION DURING READ OR PROGRAM

| MODE | PIN NAME/NUMBER |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \overline{\text { CE/PGM }} \\ (\bar{E} / P) \\ 18 \end{gathered}$ | $\begin{aligned} & \overline{\overline{O E}} \\ & \overline{(G)} \\ & 20 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}} \\ & 21 \end{aligned}$ | $\begin{gathered} V_{C C} \\ 24 \end{gathered}$ | $\begin{gathered} \text { OUTPUTS } \\ 9-11,13-17 \end{gathered}$ |
| READ PROGRAM | $\text { Pulsed } V_{\mathrm{IL}} \text { to } V_{\mathrm{IH}}$ | $\begin{aligned} & V_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | $\begin{gathered} 5 \\ 25 \end{gathered}$ | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | DOUT $\mathrm{D}_{\text {IN }}$ |

[^0]
## ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| Tamb | Temperature Under Bias (Extended Temperature Range) | $\begin{gathered} -10 \text { to }+80 \\ (-50 \text { to }+95) \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $V_{\text {PP }}$ | $\mathrm{V}_{\text {PP }}$ Supply Voltage with Respect to $\mathrm{V}_{\text {SS }}$ | 26.5V to -0.3 | V |
| $V_{\text {in }}$ | All Input or Output Voltages with Respect to $\mathrm{V}_{\text {SS }}$ | 6 V to -0.3 | V |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | 1.5 | W |
|  | Lead Temperature (Soldering 10 seconds) | $+300$ | ${ }^{\circ} \mathrm{C}$ |

Note 1. "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are, not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

## 3EAD OPERATION

)C CHARACTERISTICS ${ }^{(1)} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}(6), \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ for $\mathrm{M} / E T 2716, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ for U/ET2716-1 $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}{ }^{(3)}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$, (Unless otherwise specified)

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{l}_{\mathrm{L}}$ | Input Current | $\mathrm{V}_{\text {IN }}=5.25 \mathrm{~V}$ ORVIN $=\mathrm{V}_{\text {IL }}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.25 \mathrm{~V}, \overline{\mathrm{CE}} / \mathrm{PGM}=5 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{IPP}_{1}$ | VPP Supply Current | $\mathrm{V}_{\mathrm{PP}}=5.25 \mathrm{~V}$ | - | - | 5 | mA |
| ICCl | $\mathrm{V}_{\text {CC }}$ Supply Current (Standby) | $\overline{\mathrm{CE}} / \mathrm{PGM}=\mathrm{V}_{\mathrm{IH}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | - | 10 | 25 | mA |
| $\mathrm{ICC2}$ | $\mathrm{V}_{\text {CC }}$ Supply Current (Active) | $\overline{\mathrm{CE} / P G M}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | - | 57 | 100 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 | - | $\mathrm{V}_{\mathrm{CC}+1}$ | V |
| VOH | Output High Voltage | $\mathrm{IOH}^{\prime}=-400 \mu \mathrm{~A}$ | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ | - | - | 0.45 | V |

AC CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \mathrm{C}^{(6)}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ for $\mathrm{M} / E T 2716, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ for M/ET2716-1 $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}{ }^{(3)}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$, (Unless otherwise specified).

| Symbol |  | Parameter | Test Conditions | M/ET2716-1 |  | M/ET2716 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standard | Jedec |  |  | Min. | Max. | Min. | Max. |  |
| $t_{\text {ACC }}$ | TAVQV | Address to Output Delay | $\overline{\mathrm{CE}} / \mathrm{PGM}=\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}$ | - | 350 | - | 450 | ns |
| $\mathrm{t}_{\mathrm{CE}}$ | TELQV | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | - | 350 | - | 450 | ns |
| toe | TGLQV | Output Enable to Output Delay | $\overline{\mathrm{CE}} / \mathrm{PGM}=\mathrm{V}_{\mathrm{IL}}$ | - | 120 | - | 120 | ns |
| $t_{D F}$ <br> (Note 5) | TGHQZ | $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ High to Output Hi-Z | $\overline{\mathrm{CE}} / \mathrm{PGM}=\mathrm{V}_{\mathrm{IL}}$ | 0 | 100 | 0 | 100 | ns |
| ${ }_{\mathrm{O}}^{\mathrm{OH}}$ | TAXQX | Address to Output Hold | $\overline{\mathrm{CE}} / \mathrm{PGM}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 | - | 0 | - | ns |
| tod | TEHQZ | $\overline{\mathrm{CE}}$ to Output Hi-Z | $\overline{O E}=V_{\text {IL }}$ | 0 | 100 | 0 | 100 | ns |

CAPACITANCE (4) $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ |  | 4 | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=\mathrm{OV}$ |  | 8 | 12 | pF |

Notes 1. VCC must be applied at the same time or before VPP and removed after or at the same time as VPP
2. Typical conditions are for operation at: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V}, \mathrm{VPP}=\mathrm{VCC}$, and $\mathrm{VSS}=\mathrm{OV}$
3. VPP may be connected to VCC except during program.
4. Capacitance is guaranteed by periodic testing. $\mathrm{T}_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$.
5. $t_{\mathrm{DF}}$ is specified from $O E$ or $C E$ wich ever occurs first. This parameter as only sampled and not $100 \%$ tested.
6. $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ To $+85^{\circ} \mathrm{C}$ for the $\mathrm{F6}$ version (extended To range).

## AC TEST CONDITIONS

Output Load: 1 TTL gate and $\mathrm{CL}=100 \mathrm{pF}$ Input Rise and Fall Times $\leq 20 \mathrm{~ns}$ Input pulse levels: $\quad 0.45 \mathrm{~V}$ to 2.4 V
Timing Measurement Reference Level
Inputs, Outputs
0.8 V and 2 V

AC TESTING INPUT/OUTPUT WAVEFORM


AC TESTING LOAD CIRCUIT


AC WAVEFORMS


## Notes:

1. Typical values are for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and nominal supply voltage
2. This parameter is only sampled and not $100 \%$ tested.
3. $\overline{O E}$ may be delayed up to $t_{A C C}$ - tOE after the falling edge $\overline{C E}$ without impact on $t_{A C C}$
4. tDFis specified form $\overline{O E}$ or $C E$ whichever occurs first.

## DEVICE OPERATION

The M/ET2716 has 3 modes of operation in the normal system environment. These are shown in Table 1.

## READ MODE

The M/ET2716 read operation requires that $\overline{\mathrm{OE}}=$ VIL, CE/PCM = VIL and that addresses A0 - A10 have been stabilized. Valid data will appear on the output pins after $t_{A C C}, t_{O E}$ or $t_{C E}$ times (see Swithching Time Waveforms) depending on wich is limiting.

## DESELECT MODE

The M/ET2716 is deselected by making $\overline{\mathrm{OE}}=$ VIH. This mode is independent of CE/PGM and the condition of the adresses. The outputs are $\mathrm{Hi}-\mathrm{Z}$ when $\overline{\mathrm{OE}}=\mathrm{VIH}$. This allows OR-tying 2 or more M/ET2716's for memory expansion.

## STANDBY MODE (Power Down)

The M/ET2716 may be powered down to the standby mode by making $\overline{C E} / P G M=\mathrm{VIH}$. This is independent of $\overline{O E}$ and automatically puts the outputs in their Hi-Z state. The power is reduced to $25 \%$ ( 132 mW max) of the normal operating power. VCC and VPP must be maintened at 5 V . Access time at power up remains either $\mathrm{t}_{\mathrm{ACC}}$ or $\mathrm{t}_{\mathrm{CE}}$ (see Switching Time Waveforms).

PROGRAMMING
The M/ET2716 is shipped from SGS-THOMSONcompletely erased. All bits will be at "1" level (output high) in this initial state and after any full erasure. Table II shows the 3 programming modes.

## PROGRAM MODE

The M/ET2716 is programmed by introducing " 0 "' $s$ into the desidered locations. This is done 8 bits (a byte) at a time. Any individual address, a sequence of addresses, or addresses chosen at random may be programmed. Any or all of the 8 bits associated with an address location may be programmed with a single program pulse applied to the chip enable pin. All input voltage levels including the program pulse on chip enable are TTL compatible. The programming sequence is:

TABLE I. OPERATING MODES $\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=5 \mathrm{~V}\right)$

| MODE | PIN NAME/NUMBER |  |  |
| :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \overline{\text { CE/PGMM }} \\ (\overline{\text { E/P }} \text { 18 } \\ \hline \end{gathered}$ | $\begin{aligned} & \overline{\overline{O E}} \\ & (\overline{\mathrm{G}}) \\ & 20 \end{aligned}$ | $\begin{array}{\|c} \text { OUTPUTS } \\ 9-11,13-17 \end{array}$ |
| READ | VIL | $\mathrm{V}_{\text {IL }}$ | Dout |
| DESELECT | Don't Care | $\mathrm{V}_{\mathrm{IH}}$ | Hi-Z |
| STANDBY | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | Hi-Z |

$$
\text { With } V_{P P}=25 \mathrm{~V}, \mathrm{VCC}=5 \mathrm{~V}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}} \text { and }
$$ CE/PGM $=\mathrm{V}_{\mathrm{IL}}$, an address is selected and the desired data word is applied to the output pins. ( $\mathrm{V}_{\mathrm{IL}}=$ " 0 " and $\mathrm{V}_{\mathrm{IL}}=$ " 1 " for both address and data). After the address and data signals are stable the program pin is pulsed from $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$ with a pulse width between 45 ms and 55 ms . Multiple pulses are not needed but will not cause device damage. No pins should be left open. A high level $\left(\mathrm{V}_{\mathrm{IH}}\right.$ or higher) must not be maintained longer than tpW(MAX) on the program pin during programming. M/ET2716's may be programmed in parallel with the same data in this mode.

## PROGRAM VERIFY MODE

The programming of the M/ET2716 may be verified either 1 word at a time during the programming (as shown in the timing diagram) or by reading all of the words out at the end of the programming sequence. This can be done with $\mathrm{V}_{\mathrm{PP}}=25 \mathrm{~V}$ (or 5 V ) in either case. VPP must be at 5 V for all operating modes and can be maintained at 25 V for all programming modes.

## PROGRAM INHIBIT MODE

The program inhibit mode allows programming several M/ET2716's simultaneously with different data for each one by controlling wich ones receive the program pulse. All similar inputs of the M/ET2716 may be paralleled. Pulsing the program pin (from $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$ ) will program a unit while inhibiting the program pulse to a unit will keep it from being programmed and keeping $\overline{O E}=V_{I H}$ will put its outputs in the $\mathrm{Hi}-\mathrm{Z}$ state.

TABLE II. PROGRAMMING MODES ( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ )

| MODE | PIN NAME/NUMBER |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | $\overline{\text { CE/PGM }}$ | $\overline{\mathrm{OE}}$ | $\mathbf{V}_{\text {PP }}$ | OUTPUTS |
|  | $\mathbf{( E / P )}$ | $\mathbf{( \mathbf { G } )}$ | $\mathbf{2 1}$ | $\mathbf{9 - 1 1 , 1 3 - 1 7}$ |
| PROGRAM | Pulsed $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 25 | $\mathrm{D}_{\mathrm{IN}}$ |
| PROGRAM VERIFY | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $25(5)$ | $\mathrm{D}_{\text {OUT }}$ |
| PROGRAM INHIBIT | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 25 | Hi-Z |

## ERASING

The M/ET2716 is erased by exposure to high intensity ultraviolet light through the transparent window. This exposure discharges the floating gate to its initial state through induced photo current. It is recommended that the M/ET2716 be kept out of direct sunlight. The UV content of sunlight may cause a partial erasure of some bits in a relatively short period of time.
An ultraviolet source of 2537 A yelding a total integrated dosage of 15 watt-seconds/cm ${ }^{2}$ power rating is used. The M/ET2716 to be erased should be placed 1 inch away from the lamp and no filters should be used.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at 1 inch. The erasure time is increased by the square of the distance (if the distance is doubled the erasure time goes up by a factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance is changed, or the lamp is aged, the system should be checked to make certain full erasure is occuring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and system designs have been erroneously suspected when incomplete erasure was the basic problem.

TIMING DIAGRAM


Note: Symbols in parentheses are proposed JEDEC standard

## PROGRAMMING OPERATION

DC AND OPERATING CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)\left(\mathrm{V} C \mathrm{C}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=25 \mathrm{~V} \pm 1 \mathrm{~V}\right)$ Notes 1 and 2

| Symbol | Parameter | Min. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current (Note 3) | - | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Level | -0.1 | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Level | 2.0 | $\mathrm{~V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Power Supply Current | - | 100 | mA |
| $\mathrm{I}_{\mathrm{PP} 1}$ | $\mathrm{~V}_{\mathrm{PP}}$ Supply Current | - | 5 | mA |
| $\mathrm{I}_{\mathrm{PP} 2}$ | $\mathrm{V}_{\mathrm{PP}}$ Supply Current During <br> Programming Pulse (Note 5) | - | 30 | mA |

AC CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=25 \mathrm{~V} \pm 1 \mathrm{~V}\right)$ Notes 1,2 and 6

| Symbol |  | Parameter | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standard | Jedec |  |  |  |  |  |
| $t_{A S}$ | TAVPH | Address Setup Time | 2 | - | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{OS}}$ | TGHPH | $\overline{\text { OE Setup Time }}$ | 2 | - | - | $\mu \mathrm{S}$ |
| $t_{\text {DS }}$ | TDVPH | Data Setup Time | 2 | - | - | $\mu \mathrm{s}$ |
| $t_{\text {AH }}$ | TPLAX | Address Hold Time | 2 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{OH}}$ | TPLGX | $\overline{\text { OE Hold Time }}$ | 2 | - | - | $\mu \mathrm{S}$ |
| $t_{\text {DH }}$ | TPLDX | Data Hold Time | 2 | - | - | $\mu \mathrm{S}$ |
| $t_{\text {DF }}$ | TGHQZ | Chip Disable to Output Float Delay (Note 4) | 0 | - | 100 | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | TGLQV | Output Enable to Output Delay (Note 4) | - | - | 120 | ns |
| tpw | TPHPL | Program Pulse Width | 45 | 50 | 55 | ms |
| $t_{P R}$ | TPH1PH2 | Program Pulse Rise Time | 5 | - | - | ns |
| $t_{\text {PF }}$ | TPL2PL1 | Program Pulse Fall Time | 5 | - | - | ns |

Notes 1. VCC must be applied at the same time of before VPP and removed after or at the same time as VPP. To prevent damage to the device it must not be insereted into a board with power applied.
2. Care must be taken to prevent overshoot of the VPP supply when switching +25 V
3. $0.45 \mathrm{~V} \leqslant \mathrm{VIN}<5.25 \mathrm{~V}$
4. $\mathrm{CE} / \mathrm{PGM}=\mathrm{VIL}, \mathrm{VPP}=\mathrm{VCC}$
5. $\mathrm{VPP}=26 \mathrm{~V}$
6. Transition times $\leqslant 20 \mathrm{~ns}$ unless otherwise noted

## SWITCHING TIME WAVEFORMS



Standby Power Down Mode ( $\overline{\mathrm{OE}}=\mathrm{VIL}$ )


Symbols in parentheses are proposed JEDEC standard

## ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| ET2716Q | 450 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-24 |
| ET2716-Q1 | 350 ns | $5 \mathrm{~V}_{ \pm}+10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-24 |
| M2716F1 | 450 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-24 |
| M2716-1F1 | 350 ns | $5 \mathrm{~V}_{ \pm} 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-24 |
| M2716F6 | 450 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-24 |
| M2716-1F6 | 350 ns | $5 \mathrm{~V}_{ \pm 10 \%}$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-24 |

## PACKAGE MECHANICAL DATA

24-PIN CERAMIC DIP BULL'S EYE


| Dim. | mm |  |  | inches |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  | 32.30 |  |  | 1.272 |
| B | 13.05 |  | 13.36 | 0.514 |  | 0.526 |
| C | 3.90 |  | 5.08 | 0.154 |  | 0.200 |
| D | 3.00 |  |  | 0.118 |  |  |
| D1 $^{(1)}$ | 3.40 |  |  | 0.134 |  |  |
| E | 0.50 |  | 1.78 | 0.020 |  | 0.070 |
| e 3 |  | 27.94 |  |  | 1.100 |  |
| F | 2.29 |  | 2.79 | 0.090 |  | 0.110 |
| G | 0.40 |  | 0.55 | 0.016 |  | 0.022 |
| I | 1.17 |  | 1.42 | 0.046 |  | 0.056 |
| I1 $1^{(1)}$ | 1.27 |  | 1.52 | 0.050 |  | 0.060 |
| L | 0.22 |  | 0.31 | 0.009 |  | 0.012 |
| M | 1.52 |  | 2.49 | 0.060 |  | 0.098 |
| N | 16.51 |  | 18.00 | 0.650 |  | 0.709 |
| P | 15.40 |  | 15.80 | 0.606 |  | 0.622 |
| Q |  |  | 5.71 |  |  | 0.225 |
| $\varnothing$ | 6.86 |  | 7.36 | 0.270 |  | 0.290 |

Note: 1. Optional see drawing

## 32K (4K $\times 8$ ) NMOS UV ERASABLE PROM

- FAST ACCESS TIME:

200ns MAX M2732A-2F1
250ns MAX M2732AF1/M2732AF6
300ns MAX M2732A-3F1
450ns MAX M2732A-4F1/M2732A-4F6
■ 0 TO $+70^{\circ} \mathrm{C}$ STANDARD TEMPERATURE RANGE

- $-40 \mathrm{TO}+85^{\circ} \mathrm{C}$ EXTENDED TEMPERATURE RANGE
- SINGLE +5V POWER SUPPLY
- LOW STANDBY CURRENT (35mA MAX)
- INPUTS AND OUTPUTS TTL COMPATIBLE DURING READ AND PROGRAM
- COMPLETELY STATIC


## DESCRIPTION

The M2732A is a 32,768 -bits ultraviolet erasable and electrically programmable read-only memory (EPROM). It is organized as 4,096 words by 8 bits and manufactured using SGS-THOMSON' Nchannel Si-Gate MOS process. The M2732A with its single +5 V power supply and with an access time of 200 ns , is ideal for use with the high performance +5 V microprocessors such as the $\mathrm{Z8}^{\star}$, Z80* and Z8000*.
The M2732A has an important feature which is the separate output control, Output Enable ( $\overline{\mathrm{OE} \text { ) from }}$ the Chip Enable control (CE). The OE control elimitates bus contention in multiple bus microprocessor systems.
The M2732A also features a standby mode which reduces the power dissipation without increasing access time. The active current is 125 mA while the maximum standby current is only $35 \mathrm{~mA} \mathrm{a} 70 \%$ saving. The standby mode is achieved by applying a TTL-high signal to the CE input.
The M2732A is available in a 24-lead dual in-line ceramic package glass lens (frit-seal).


F
DIP-24
(Ceramic Bull's Eye)
(Ordering Information at the end of the datasheet)


PIN NAMES

| AO-A11 | ADDRESS INPUT |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | CHIP ENABLE INPUT |
| $\overline{\mathrm{OE}}$ | OUTPUT ENABLE INPUT |
| $\mathrm{OO-O7}$ | DATA INPUT/OUTPUT |

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{1}$ | All Input or Output voltages with respect to ground | +6 to -0.6 | V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Supply voltage with respect to ground during program | +22 to -0.6 | V |
| $\mathrm{~T}_{\mathrm{amb}}$ | Ambient temperature under bias $\mathrm{F} 1 /-2 \mathrm{~F} 1 /-3 \mathrm{~F} 1 /-4 \mathrm{~F} 1$ | -10 to +80 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{F} 6 / 4 \mathrm{~F} 6$ | -50 to +95 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{T}_{\mathrm{stg}}$ | Storage temperature range | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING MODES

| PINS <br> MODE | $\begin{gathered} \overline{C E} \\ \text { (18) } \end{gathered}$ | $\overline{O E} / V_{P P}$ (20) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}} \\ & \text { (24) } \end{aligned}$ | OUTPUTS $(9-11,13-17)$ |
| :---: | :---: | :---: | :---: | :---: |
| READ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | +5 | Dout |
| StANDBY | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | +5 | High Z |
| PROGRAM | $\mathrm{V}_{\text {IL }}$ | $V_{\text {PP }}$ | +5 | $\mathrm{D}_{\text {IN }}$ |
| PROGRAM VERIFY | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | +5 | Dout |
| PROGRAM INHIBIT | $\mathrm{V}_{\mathrm{IH}}$ | $V_{\text {PP }}$ | +5 | High Z |

READ OPERATION
DC AND AC CONDITIONS

| Selection Code | $\mathrm{F} 1 /-2 \mathrm{~F} 1 /-3 \mathrm{~F} 1 /-4 \mathrm{~F} 1$ | $\mathrm{~F} 6 /-4 \mathrm{F6}$ |
| :--- | :---: | :---: |
| Operating Temperature Range | 0 to $70^{\circ} \mathrm{C}$ | -40 to $85^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply $(1,2)$ | $5 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V} \pm 5 \%$ |
| $\mathrm{~V}_{\mathrm{PP}}$ Voltage ${ }^{(2)}$ | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |

DC AND OPERATING CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ.(3) | Max. |  |
| lil | Input Load Current | $\mathrm{V}_{1 \mathrm{~N}}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{ICCl}^{(2)}$ | $V_{\text {CC }}$ Current Standby | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}} \quad \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 35 | mA |
| $\mathrm{ICC2}$ (2) | $V_{\text {CC }}$ Current Active | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{1 L}$ |  | 70 | 125 | mA |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  | -0.1 |  | +0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |

## AC CHARACTERISTICS

| Symbol | Parameter | Test Conditions | M2732A-2 |  | M2732A |  | M2732A-3 |  | M2732A-4 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 200 |  | 250 |  | 300 |  | 450 | ns |
| ${ }^{\text {t CE }}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 200 |  | 250 |  | 300 |  | 450 | ns |
| toe | $\overline{\mathrm{OE}}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 100 |  | 100 |  | 150 |  | 150 | ns |
| $\mathrm{t}_{\mathrm{DF}}(4)$ | $\overline{\mathrm{OE}}$ High to Output Float | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ | 0 | 60 | 0 | 60 | 0 | 130 | 0 | 130 | ns |
| ${ }^{\text {toH }}$ | Output Hold from Addresses $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ Whichever Occurred First | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

CAPACITANCE (4) $\left(\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. |  |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN} 1}$ | Input Capacitance excepet $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{IN}}=0$ |  | 4 | 6 | pF |
| $\mathrm{C}_{\mathrm{IN} 2}$ | $\overline{\mathrm{OE}} \mathrm{V}_{\mathrm{PP}}$ Input capacitance | $\mathrm{V}_{\mathrm{IN}}=0$ |  |  | 20 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output capacitance | $\mathrm{V}_{\mathrm{OUT}}=0$ |  | 8 | 12 | pF |

Notes: 1. $V_{C C}$ must be applied simultaneously with or before $V_{P P}$ and removed simultaneously or after $V_{P P}$.
2. $V_{P P}$ may be connected directly to $V_{C C}$ except during programming. The supply current would then be the sum of $l_{C C}$ and IPP1.
3. Typical values are for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
4. This parameter is only sampled and is not $100 \%$ tested

# READ OPERATION (Continued) 

AC TEST CONDITIONS
Output Load: 100pF + 1TTL Gate
Input Rise and Fall Times: $\leq 20 \mathrm{~ns}$
Input Pulse Levels: 0.45 to 2.4 V
Timing Measurement Reference Levels: Inputs 0.8 and 2V Outputs 0.8 and 2 V

AC WAVEFORMS


## Notes:

1. $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge $\overline{C E}$ without impact on $t_{A C C}$.
2. $t_{D F}$ is specified from $\overline{O E}$ or $\overline{C E}$ whichever occurs first.

## READ MODE

The M2732A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection.
Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to delay from $\overline{\mathrm{CE}}$ to output ( $\mathrm{t} \overline{\mathrm{CE}}$ ). Data is available at the outputs after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{\text {ACC }} \mathrm{t}_{\text {tee }}$.

## STANDBY MODE

The M2732A has a standby mode which reduces the active power current by $70 \%$, from 125 mA to 35 mA . The M2732A is placed in the standby mode by applying a TTL high signal to CE input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\mathrm{OE}}$ input.

## OUTPUT OR-TIEING

Because M2732A's are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:
a) the lowest possible memory power dissipation
b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that CE be decoded and used as the primary device selecting function, while OE should be made a common connection to all devices in the array and connected to the READ line from the system control bus.

This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

PROGRAMMING OPERATION ${ }^{(1)}\left(\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cC}}{ }^{(2)}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}{ }^{(2,3)}=21 \mathrm{~V} \pm 0.5 \mathrm{~V}\right)$

DC AND OPERATING CHARACTERISTIC:

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Current (All Inputs) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage During Verify | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage During Verify | $\mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| ICC2 | $\mathrm{V}_{\text {CC }}$ Supply Current (Active) |  |  | 70 | 125 | mA |
| IPP | VPP Supply Current | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{PP}}$ |  |  | 30 | mA |

## AC CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $t_{\text {AS }}$ | Address Set Up Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| toes | $\overline{\text { OE Set Up Time }}$ |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DS }}$ | Data Set Up Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {dF }}$ | Chip Enable to Output Float Delay |  | 0 |  | 130 | ns |
| tov | Data valid from $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 1 | $\mu \mathrm{S}$ |
| $t_{\text {PW }}$ | $\overline{\text { CE Pulse Width During Programming }}$ |  | 45 | 50 | 55 | ms |
| tPRT | $\overline{\text { OE Pulse rise time During Programming }}$ |  | 50 |  |  | ns |
| $t_{V R}$ | $\mathrm{V}_{\mathrm{PP}}$ recovery time |  | 2 |  |  | $\mu \mathrm{S}$ |

Notes: 1. SGS guarantess the product only if it is programmed to specifications described herein.
2. $\mathrm{V}_{\mathrm{CC}}$ must be applied simultaneously with or before $\mathrm{V}_{\mathrm{PP}}$ and removed simultaneously with or after $\mathrm{V}_{\mathrm{PP}}$. The M 2732 A must not be inserted into or removed from a board with $\mathrm{V}_{\mathrm{pp}}$ at $21 \pm 0.5 \mathrm{~V}$ or damage may occur to the device.
3. The maximum allowable voltage which may be applied to the $\mathrm{V}_{\mathrm{PP}} \pm$ pin during programming is +22 V . Care must be taken when switching the $\mathrm{V}_{\mathrm{PP}}$ supply to prevent overshoot exceeding this 22 V maximum specification.

PROGRAMMING OPERATION (Continued)
PROGRAMMING WAVEFORMS


Notes: 1. All times shown in ( ) are minimum and in $\mu \mathrm{sec}$ unless otherwise specified.
2. The input timing reference level is 1 V for $\mathrm{V}_{\mathrm{IL}}$ and 2 V for $\mathrm{V}_{\mathrm{IH}}$.
3. toe and tDF are characteristics of the device but must be accomodated by the programmer.

## PROGRAMMING

Caution: Exceeding 22V on pin (VPP) will damage the M2732A.

When delivered, and after each erasure, all bits of the M2732A are in the " 1 " state. Data is introduced by selectively programming " 0 's' into the desired bit locations. Although only "0's" will be programmed, both " 1 's" and " 0 's" can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The M2732A is in the programming mode when the $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ input is at 21 V . It is required that a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\overline{\mathrm{OE}} \mathrm{V}_{\mathrm{PP}}$ and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, a 50 msec , active low, TTL program pulse is applied to the CE input. A program pulse must be applied at each address location to be programmed. You can pro-
gram any location at any time - either individually , sequentially, or at random. The program pulse has a maximum width of 55 msec . The 2732A must not be programmed with a DC signal applied to the CE input.
Programming of multiple 2732As in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled M2732As may be connected together when they are programmed with the same data. A low level TTL pulse applied to the CE input programs the paralleled 2732As.

## PROGRAM INHIBIT

Programming of multiple 2732As in parallel with different data is also easily accomplished. Except for $\overline{C E}$, all like inputs (including OE/VPP) of the parallel 2732As may be common. A TTL level program pulse applied to a 2732A's $\overline{C E}$ input with OE/VPP at 21 V will program that 2732A. A high level CE input inhibits the other 2732As from being programmed.

## PROGRAMMING OPERATION (Continued)

## PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with $O E / V_{P P}$ and $\overline{C E}$ at $V_{I L}$.

## ERASURE OPERATION

The erasure characteristics of the M2732A are such that erasure begins when the cels are exposed to light with wavelengths shorter than approximately 4000 Angstroms (A). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000 A range. Data shows that constant exposure to room level fluorescent lighting could erase a typical M2732A in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to the direct
sunlight. If the M2732A is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M2732A window to prevent unintentional erasure.

The recommended erasure procedure for the M2732A is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (A). The integrated dose (i.e. UV intensity $\times$ exposure time) for erasure should be a minimum of 15 W -sec/ $/ \mathrm{cm}^{2}$. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with $12000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ power rating. The M2732A should be placed within 2.5 cm of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

## ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| M2732AF1 | 250 ns | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-24 |
| M2732A2F1 | 200 ns | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-24 |
| M2732A3F1 | 300 ns | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-24 |
| M2732A4F1 | 450 ns | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-24 |
| M2732AF6 | 250 ns | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-24 |
| M2732A-4F6 | 450 ns | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-24 |

PACKAGE MECHANICAL DATA
24-PIN CERAMIC DIP BULL'S EYE


## 64K (8K $\times 8$ ) NMOS UV ERASABLE PROM

- FAST ACCESS TIME:

180ns MAX M2764A-1F1/M2764A-18F1
200ns MAX M2764A-2F1/M2764A-20F1
250ns MAX M2764AF1/M2764AF6/M2764A-25F1
300ns MAX M2764A-3F1/M2764A-30F1
450ns MAX M2764A-4F1/M2764A-4F6/M2764A-45F1

- 0 to $+70^{\circ} \mathrm{C}$ STANDARD TEMPERATURE RANGE
- -40 to $+85^{\circ} \mathrm{C}$ EXTENDED TEMPERATURE RANGE
- SINGLE + 5V POWER SUPPLY
- $\pm 10 \% \mathrm{~V}_{\mathrm{CC}}$ TOLERANCE AVAILABLE
- LOW STANDBY CURRENT (35mA MAX)
- TTL COMPATIBLE DURING READ AND PROGRAM
- FAST PROGRAMMING ALGORITHM
- ELECTRONIC SIGNATURE


## DESCRIPTION

The M2764A is a 65,536 -bit ultraviolet erasable and electrically programmable read only memory (EPROM). It is organized as 8,192 words by 8 bits and manufactured using SGS-THOMSON' NMOSE3 process.

The M2764A with its single +5 V power supply and with an access time of 200ns, is ideal for use with high performance +5 V microprocessor such as $\mathrm{Z8}$, Z80 and Z8000. The M2764A has an important feature which is to separate the output control, Ouptut Enable ( $\overline{\mathrm{OE}})$ from the Chip Enable control (CE). The $\overline{O E}$ control eliminates bus contention in multiple bus microprocessor systems.
The M2764A also features a standby mode which reduces the power dissipation without increasing access time. The active current is 75 mA while the maximum standby current is only 35 mA , a $53 \%$ saving. The standby mode is achieved by applying a TTL-high signal to the $\overline{\mathrm{CE}}$ input. The M2764A has an "Electronic Signature"' that allows programmers to automatically identify device type and pinout. The M2764A is available in a 28-lead dual in-line ceramic package (frit-seal) glass lens.



## PIN NAMES

| AO-A12 | ADDRESS INPUT |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | CHIP ENABLE INPUT |
| $\overline{\mathrm{OE}}$ | OUTPUT ENABLE INPUT |
| $\overline{\mathrm{PGM}}$ | PROGRAM |
| N.C. | NO CONNECTION |
| O0-O7 | DATA INPUT/OUTPUT |

BLOCK DIAGRAM
(

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Values | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{1}$ | All Input or Output voltages with respect to ground | +6.5 to -0.6 | V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Supply voltage with respect to ground | +14 to $-0,6$ | V |
| $\mathrm{~T}_{\mathrm{amb}}$ | Ambient temperature under bias /F1 |  |  |
|  |  | $/ \mathrm{F} 6$ | -10 to +80 |
| $\mathrm{~T}_{\mathrm{stg}}$ | Storage temperature range | -50 to +95 | ${ }^{\circ} \mathrm{C}$ |
|  | Voltage on pin 24 with respect to ground | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING MODES

| PINS <br> MODE | $\underset{(\mathbf{C E}}{\substack{\text { (20) }}}$ | $\underset{(22)}{\overline{O E}}$ | $\underset{(29)}{(29)}$ | $\underset{\substack{\text { PGM } \\(27)}}{ }$ | VPP <br> (1) | $V_{c c}$ <br> (28) | OUTPUTS <br> 15-19) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {cc }}$ | Dout |
| OUTPUT DISABLE | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | $\mathrm{V}_{\text {cc }}$ | HIGH Z |
| STANDBY | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {cc }}$ | HIGH $Z$ |
| FAST PROGRAMMING | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\text {IL }}$ | $V_{p P}$ | $\mathrm{V}_{\text {cc }}$ | DIN |
| VERIFY | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $V_{C C}$ | Dout |
| PROGRAM INHIBIT | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | $V_{P P}$ | $\mathrm{V}_{\text {cc }}$ | HIGH Z |
| ELECTRONIC SIGNATURE | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | CODES |

NOTE: X can be $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} \quad \mathrm{V}_{\mathrm{H}}=12 \mathrm{~V} \pm 0.5 \mathrm{~V}$

## READ OPERATION

DC AND AC CONDITIONS

| Selection Code | $\begin{array}{c}\mathrm{F} 1 /-1 \mathrm{~F} 1 /-2 \mathrm{~F} 1 \\ -3 \mathrm{~F} 1 /-4 \mathrm{~F} 1\end{array}$ | $\begin{array}{c}-18 \mathrm{~F} 1 /-20 \mathrm{~F} 1 /-25 \mathrm{~F} 1 \\ -30 \mathrm{~F} 1 /-45 \mathrm{~F} 1\end{array}$ | $\mathrm{~F} /-4 \mathrm{F6}$ |
| :--- | :---: | :---: | :---: |$]$

## DC AND OPERATING CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. ${ }^{(3)}$ | Max. |  |
| $\mathrm{l}_{\mathrm{LI}}$ | Input Load Current | $\mathrm{V}_{1 \mathrm{~N}}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{IPP}^{(2)}$ | Vpp Current Read | $\mathrm{V}_{\mathrm{PP}}=5.5 \mathrm{~V}$ |  |  | 5 | mA |
| $\mathrm{ICC1}^{(2)}$ | $V_{\text {cc }}$ Current Standby | $\overline{C E}=\mathrm{V}_{1 H}$ |  |  | 35 | mA |
| $\mathrm{lCC2}$ (2) | $V_{\text {cc }}$ Current Active | $\overline{C E}=\overline{O E}=V_{\text {IL }}$ |  |  | 75 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 |  | +0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{lOL}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{PP}(2)}$ | VPp Read Voltage | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.25 \mathrm{~V}$ | 3.8 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |

## AC CHARACTERISTICS

| Symbol | Parameter | $V_{\text {CC }} \pm 5 \%$ | $\begin{array}{\|c\|} \hline 2764 \mathrm{~A}-1 \\ \hline 2764 \mathrm{~A}-18 \\ \hline \end{array}$ |  | $\begin{array}{\|c\|} \hline 2764 A-2 \\ \hline 2764 A-20 \\ \hline \end{array}$ |  | 2764A <br> 2764A-25 |  | $\begin{array}{\|c\|} \hline 2764 \mathrm{~A}-3 \\ \hline 2764 \mathrm{~A}-30 \\ \hline \end{array}$ |  | $\begin{array}{\|c\|} \hline \text { 2764A-4 } \\ \hline \text { 2764A-45 } \\ \hline \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $V_{\text {CC }} \pm 10 \%$ <br> Test Conditions |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 180 |  | 200 |  | 250 |  | 300 |  | 450 | ns |
| ${ }^{\text {t }}$ CE | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 180 |  | 200 |  | 250 |  | 300 |  | 450 | ns |
| toe | $\overline{\mathrm{OE}}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 65 |  | 75 |  | 100 |  | 120 |  | 150 | ns |
| $t_{\text {dF(4) }}$ | $\overline{\mathrm{OE}}$ High to Output Float | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 55 | 0 | 55 | 0 | 60 | 0 | 105 | 0 | 130 | ns |
| tor | Output Hold from Address $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ Whichever Occurred First | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |

CAPACITANCE ${ }^{(5)}\left(\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 4 | 6 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=\mathrm{OV}$ |  | 8 | 12 | pF |

Notes: 1. $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{\text {Pp }}$.
2. $V_{p p}$ may be connected directly to $V_{C C}$ except during programming.

The supply current would then be the sum of $\mathrm{I}_{\mathrm{CC}}$ and $\mathrm{I}_{\mathrm{PP}}$.
3. Typical values are for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
4. This parameter is only sampled and not $100 \%$ tested. Output Float is defined as the point where data is no longer driven-see timing diagram.
5. This parameter is only sampled and is not $100 \%$ tested.

## READ OPERATION (Continued)

## AC TEST CONDITIONS

Output Load: 100pF + 1TTL Gate
Input Rise and Fall Times: $\leq 20 \mathrm{~ns}$
Input Pulse Levels: 0.45 to 2.4 V
Timing Measurement Reference Levels: Inputs 0.8 and 2 V
Outputs 0.8 and 2 V

AC TESTING INPUT/OUTPUT WAVEFORM


AC TESTING LOAD CIRCUIT


AC WAVEFORMS


## Notes:

1. Typical values are for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is only sampled and not $100 \%$ tested.
3. $\overline{\mathrm{OE}}$ may be delayed up to $\mathrm{t}_{\mathrm{ACC}}-$ t $_{\mathrm{OE}}$ after the falling edge $\overline{\mathrm{CE}}$ without impact on $\mathrm{t}_{\mathrm{ACC}}$.
4. $t_{D F}$ is specified from $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ whichever occurs first.

## DEVICE OPERATION

The seven modes of operations of the M2764A are listed in the Operating Modes. A single 5V power supply is required in the read mode. All inputs are TTL levels except for $\mathrm{V}_{\text {Pp }}$ and 12V on A9 for Electronic Signature.

## READ MODE

The M2764A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection.
Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to delay from $\overline{\mathrm{CE}}$ to output ( $t_{C E}$ ). Data is available at the outputs after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{\text {ACC }}$ toe $^{\text {. }}$

## STANDBY MODE

The M2764A has a standby mode which reduces the maximum active power current from 75 mA to 35 mA . The M2764A is placed in the standby mode by applying a TTL high signal to the CE input. When in the standby mode, the outputs are in a high impedance state, independent of the $\overline{\mathrm{OE}}$ input.

## OUTPUT OR-TIEING

Because EPROMs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:
a) the lowest possible memory power dissipation
b) complete assurance that output bus contention will not occur.
For the most efficient use of these two control lines, $\overline{C E}$ should be decoded and used as the primary device selecting function, while $\overline{O E}$ should be made a common connection to all devices in the array and connected to the READ line from the system control bus.

This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

## SYSTEM CONSIDERATIONS

The power switching characteristics of NMOS-E3 EPROMs require careful decoupling of the devices. The supply current, $\mathrm{I}_{\mathrm{cc}}$, has three segments that are of interest to the system designer: the standby current level, the active current level, and tran-
sient current peaks that are produced by the falling and rising edges of $\overline{C E}$. The magnitude of this transient current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a $1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $\mathrm{V}_{\mathrm{CC}}$ and GND.
This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitors should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

## PROGRAMMING

Caution: exceeding 14V on pin 1 ( $V_{P P}$ ) will damage the M2764A.

When delivered, and after each erasure, all bits of the M2764A are in the " 1 " state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only " 0 s" will be programmed, both " 1 s " and " 0 s " can be present in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The M2764A is in the programming mode when $\mathrm{V}_{\mathrm{PP}}$ input is at 12.5 V and CE and $\overline{\mathrm{PGM}}$ are at TTL low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

## FAST PROGRAMMING ALGORITHM

Fast Programming Algorithm rapidly programs M2764A EPROMs using an efficient and reliable method suited to the production programming environment. Programming reliability is also ensured as the incremental program margin of each byte is continually monitored to determine when it has been successfully programmed. A flowchart of the M2764A Fast Programming Algorithm is shown on the last page. The Fast Programming Algorithm utilizes two different pulse types: initial and overprogram.
The duration of the initial $\overline{\text { PGM }}$ pulse (s) is one millisecond, which will then be followed by a longer overprogram pulse of length $3 \times \mathrm{msec}$. ( X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular M2764A location), before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the over program pulse is applied.

## DEVICE OPERATION (Continued)

The entire sequence of program pulses and byte verifications is performed at $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{PP}}=12.5 \mathrm{~V}$. When the Fast Programming cycle has been completed, all bytes should be compared to the original data with $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=5 \mathrm{~V}$.

## PROGRAM INHIBIT

Programming of multiple M2764As in parallel with different data is also easily accomplished. Except for CE, all like inputs (including OE) of the parallel M2764A may be common. A TTL low pulse applied to a M2764A's $\overline{C E}$ input, with $V_{\text {Pp }}$ at 12.5 V , will program that M2764A. A high level CE input inhibits the other M2764A from being programmed.

## PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with $\overline{O E}$ at $\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CE}}$ at $\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}$ at $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{PP}}$ at 12.5 V .

## ELECTRONIC SIGNATURE

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C}$ $\pm 5^{\circ} \mathrm{C}$ ambient temperature range that is required when programming the M2764A. To activate this mode, the programming equipment must force 11.5 V to 12.5 V on address line A9 (pin 24) of the M2764A. Two identifier bytes may than be sequen-
ced from the device outputs by toggling address line AO (pin 10) from $V_{I L}$ to $V_{I H}$. All other address lines must be held at $\mathrm{V}_{\mathrm{IL}}$ during Electronic Signature mode. Byte $0\left(A 0=V_{I D}\right)$ represents the manufacturer code and byte $1\left(A 0=V_{H H}\right)$ the device identifier code. For the SGS-THOMSON M2764A, these two identifier bytes are given below. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (07) defined as the parity bit.

## ERASURE OPERATION

The erasure characteristic of the M2764A is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Angstrom $\AA$. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 A range. Data shows that constant exposure to room level fluorescent lighting could erase a typical M2764A in about 3 years, while it would take approximately 1 week to cause erasure when expose to direct sunlight. If the M2764A is to be exposed to these type of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M2764A window to prevent unintentional erasure. The recommended erasure procedure for the M2764A is exposure to short wave ultraviolet light which has wavelength $2537 \AA$. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 $\mathrm{uW} / \mathrm{cm}^{2}$ power rating. The M2764A should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

ELECTRONIC SIGNATURE MODE

|  | PINS | A0 | 07 |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (10) | 06 <br> $(19)$ | 05 <br> $(18)$ | 04 <br> $(16)$ | 03 <br> $(15)$ | 02 <br> $(13)$ | 01 <br> $(12)$ | O0 <br> $(11)$ | Hex <br> Data |  |  |
| MANUFACTURER CODE | $V_{I L}$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 |
| DEVICE CODE | $V_{I H}$ | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 08 |

PROGRAMMING OPERATION $\left(T_{\mathrm{amb}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}{ }^{(1)}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}{ }^{(1)}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}\right.$ )
DC AND OPERATING CHARACTERISTIC

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| 1 LI | Input Current (All Inputs) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level (All Inputs) |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage During Verify | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage During Verify | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| ICC2 | $\mathrm{V}_{\text {CC }}$ Supply Current (Program \& Verify) |  |  |  | 75 | mA |
| IPP2 | VPP Supply Current (Program) | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 50 | mA |
| $V_{\text {ID }}$ | A9 Electronic Signature Voltage |  | 11.5 |  | 12.5 | V |

## AC CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $t_{A S}$ | Address Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| toes | $\overline{\mathrm{OE}}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DFP(4) }}$ | Output Enable Output Float Delay |  | 0 |  | 130 | ns |
| tvPS | $V_{\text {PP }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tves | $\mathrm{V}_{\text {CC }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tCES | $\overline{\mathrm{CE}}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tPW | $\overline{\text { PGM }}$ Initial Program Pulse Width | (see Note 3) | 0.95 | 1.0 | 1.05 | ms |
| topw | $\overline{\text { PGM Overprogram Pulse Width }}$ | (see Note 2) | 2.85 |  | 78.75 | ms |
| $\mathrm{t}_{\mathrm{OE}}$ | Data Valid from $\overline{\mathrm{OE}}$ |  |  |  | 150 | ns |

## Notes:

1. $\mathrm{V}_{\mathrm{Cc}}$ must be applied simultaneously or before $\mathrm{V}_{\mathrm{PP}}$ and removed simultaneously or after $\mathrm{V}_{\mathrm{PP}}$.
2. The length of the overprogram pulse may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value X .
3. Initial Program Pulse width tolerance is $1 \mathrm{msec} \pm 5 \%$.
4. This parameter is only sampled and not $100 \%$ tested.

Output Float is defined as the point where data is no longer driven (see timing diagram).

## PROGRAMMING WAVEFORMS



## Notes:

1. The input timing reference level is 0.8 V for a $\mathrm{V}_{\mathrm{IL}}$ and 2 V for a $\mathrm{V}_{\mathrm{IH}}$.
2. $t_{O E}$ and $t_{\text {DFP }}$ are characteristics of the device but must be accommodated by the programmer.
3. When programming the M2764A a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}$ and GROUND to suppress spurious voltage transients which can damage the device.

## FAST PROGRAMMING FLOWCHART



## ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| M2764A-1F1 | 180 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M2764A-2F1 | 200 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M2764AF1 | 250 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M2764A-3F1 | 300 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M2764A-4F1 | 450 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M2764A-18F1 | 180 ns | $5 \mathrm{~V}_{ \pm} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M2764A-20F1 | 200 ns | $5 \mathrm{~V}_{ \pm} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M2764A-25F1 | 250 ns | $5 \mathrm{~V}_{ \pm} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M2764A-30F1 | 300 ns | $5 \mathrm{~V}_{ \pm}+10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M2764A-45F1 | 450 ns | $5 \mathrm{~V}_{ \pm} 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M2764AF6 | 250 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |
| M2764A-4F6 | 450 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |

## PACKAGE MECHANICAL DATA

28-PIN CERAMIC DIP BULL'S EYE


## 128K (16K $\times 8$ ) NMOS UV ERASABLE PROM

- FAST ACCESS TIME:

150ns MAX M27128A-1F1
200ns MAX M27128A-2F1/M27128A-20F1
250ns MAX M27128AF1/M27128AF6/M27128A-25F1
300ns MAX M27128A-3F1/M27128A-30F1
450ns MAX M27128A-4F1/M27128A-4F6/M27128A-45F1

- 0 to $+70^{\circ} \mathrm{C}$ STANDARD TEMPERATURE RANGE
- -40 to $+85^{\circ} \mathrm{C}$ EXTENDED TEMPERATURE RANGE
- SINGLE + 5V POWER SUPPLY
- $\pm 10 \% \mathrm{~V}_{\mathrm{CC}}$ TOLERANCE AVAILABLE
- LOW STANDBY CURRENT (40mA MAX)
- TTL COMPATIBLE DURING READ AND PROGRAM
- FAST PROGRAMMING ALGORITHM
- ELECTRONIC SIGNATURE


## DESCRIPTION

The M27128A is a 131,072 -bit ultraviolet erasable and electrically programmable read only memory (EPROM). It is organized as 16,384 words by 8 bits and marrufactured using SGS-THOMSON' NMOSE3 process.
The M27128A with its single +5 V power supply and with an access time of 200 ns , is ideal for use with high performance +5 V microprocessor such as Z8, Z80 and Z8000. The M27128A has an important feature which is to separate the output control, Ouptut Enable ( $\overline{\mathrm{OE}}$ ) from the Chip Enable control (CE). The $\overline{\mathrm{OE}}$ control eliminates bus contention in multiple bus microprocessor systems.
The M27128A also features a standby mode which reduces the power dissipation without increasing access time. The active current is 85 mA while the maximum standby current is only 40 mA, a $53 \%$ saving. The standby mode is achieved by applying a TTL-high signal to the CE input. The M27128A has an "Electronic Signature" that allows programmers to automatically identify device type and pinout. The M27128A is available in a 28 -lead dual in-line ceramic package (frit-seal) glass lens.


F
DIP-28
(Ceramic Bull's Eye)
(Ordering Information at the end of the datasheet)


PIN NAMES

| A0-A13 | ADDRESS INPUT |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | CHIP ENABLE INPUT |
| $\overline{\mathrm{OE}}$ | OUTPUT ENABLE INPUT |
| $\overline{\mathrm{PGM}}$ | PROGRAM |
| $\mathrm{O}-07$ | DATA INPUT/OUTPUT |

BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Values | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{1}$ | All Input or Output voltages with respect to ground | +6.25 to -0.6 | V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Supply voltage with respect to ground | +14 to $-0,6$ | V |
| Tamb | Ambient temperature under bias /F1 | /F6 | -10 to +80 |
|  |  | -50 to +95 | ${ }^{\circ} \mathrm{C}$ |
|  | Storage temperature range | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
|  | Voltage on pin 24 with respect to ground | +13.5 to -0.6 | V |

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING MODES

| PINS <br> MODE | $\overline{C E}$ | $\overline{\mathrm{OE}} \underset{(22)}{ }$ | $\begin{gathered} \text { A9 } \\ \text { (24) } \end{gathered}$ | $\overline{\substack{\text { PGM } \\(27)}}$ | $V_{P P}$ <br> (1) | $\begin{aligned} & V_{c c} \\ & (28) \end{aligned}$ | $\begin{gathered} \text { OUTPUTS } \\ \begin{array}{c} (11-13, \\ 15-19) \end{array} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | X | $\mathrm{V}_{\mathrm{iH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | Dout |
| OUTPUT DISABLE | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | $V_{C C}$ | $\mathrm{V}_{\text {cc }}$ | HIGH Z |
| STANDBY | $\mathrm{V}_{\mathrm{IH}}$ | X | x | X | $V_{C C}$ | $\mathrm{V}_{\text {cc }}$ | HIGH Z |
| FAST PROGRAMMING | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{pP}}$ | $\mathrm{V}_{\mathrm{CC}}$ | Din |
| VERIFY | $V_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | x | $\mathrm{V}_{\mathrm{IH}}$ | $V_{P P}$ | $\mathrm{V}_{\mathrm{CC}}$ | Dout |
| PROGRAM INHIBIT | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | $V_{P P}$ | $\mathrm{V}_{\mathrm{CC}}$ | HIGH Z |
| ELECTRONIC SIGNATURE | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | CODES |

NOTE: X can be $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} \quad \mathrm{V}_{\mathrm{H}}=12 \mathrm{~V} \pm 0.5 \mathrm{~V}$

## READ OPERATION

DC AND AC CONDITIONS

| Selection Code | F1/-1F1/-2F1/-3F1/-4F1 | $-20 \mathrm{~F} 1 /-25 \mathrm{~F} 1 /-30 \mathrm{~F} 1 /-45 \mathrm{~F} 1$ | $\mathrm{~F} 6 /-4 \mathrm{F6}$ |
| :--- | :---: | :---: | :---: |
| Operating Temperature Range | 0 to $70^{\circ} \mathrm{C}$ | 0 to $70^{\circ} \mathrm{C}$ | -40 to $85^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply (1,2) | $5 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V}^{\circ} \pm 10 \%$ | $5 \mathrm{~V} \pm 5 \%$ |
| $\mathrm{~V}_{\mathrm{PP}}$ Voltage (2) | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |

DC AND OPERATING CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. (3) | Max. |  |
| lıI | Input Load Current | $\mathrm{V}_{1 \mathrm{~N}}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{lpP}{ }^{(2)}$ | VPP Current Read Standby | $\mathrm{V}_{\mathrm{PP}}=5.5 \mathrm{~V}$ |  |  | 5 | mA |
| $\mathrm{ICCl}^{(2)}$ | $\mathrm{V}_{\text {CC }}$ Current Standby | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  |  | 40 | mA |
| $\mathrm{ICC2}^{(2)}$ | $\mathrm{V}_{\text {CC }}$ Current Active | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  |  | 85 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 |  | +0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{l}^{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{PP}}(2)$ | $V_{\text {PP }}$ Read Voltage | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.25 \mathrm{~V}$ | 3.8 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |

## AC CHARACTERISTICS

| Symbol | Parameter | $V_{\text {CC }} \pm 5 \%$ | 27128A-1 |  | 27128A-2 |  | 27128A |  | $\begin{array}{\|c\|} \hline 27128 \mathrm{~A}-3 \\ \hline \end{array}$ |  | 27128A-4 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{\|c\|} \hline V_{C C} \pm 10 \% \\ \hline \text { Test Conditions } \\ \hline \end{array}$ |  |  | 27128A-20 |  | 27128A-25 |  | 27128A-30 |  | 27128A-45 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}$ |  | 150 |  | 200 |  | 250 |  | 300 |  | 450 | ns |
| $t_{\text {CE }}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 150 |  | 200 |  | 250 |  | 300 |  | 450 | ns |
| $\mathrm{t}_{\text {OE }}$ | $\overline{\mathrm{OE}}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 65 |  | 75 |  | 100 |  | 120 |  | 150 | ns |
| $t_{\text {DF }}{ }^{(4)}$ | $\overline{\mathrm{OE}}$ High to Output Float | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 55 | 0 | 55 | 0 | 60 | 0 | 105 | 0 | 130 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address CE or OE Whichever Occurred First | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |

CAPACITANCE ${ }^{(5)}\left(\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}^{2}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ |  | 4 | 6 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=\mathrm{OV}$ |  | 8 | 12 | pF |

[^1]
## READ OPERATION (Continued)

AC TEST CONDITIONS
Output Load: $100 \mathrm{pF}+1 \mathrm{TTL}$ Gate
Input Rise and Fall Times: $\leq 20 \mathrm{~ns}$
Input Pulse Levels: 0.45 to 2.4 V
Timing Measurement Reference Levels: Inputs 0.8 and 2 V
Outputs 0.8 and 2 V

AC TESTING INPUT/OUTPUT WAVEFORM


AC TESTING LOAD CIRCUIT


AC WAVEFORMS


## Notes:

1. Typical values are for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is only sampled and not $100 \%$ tested.
3. $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge $\overline{C E}$ without impact on $t_{A C C}$.
4. $t_{D F}$ is specified from $\overline{O E}$ or $\overline{C E}$ whichever occurs first.

## DEVICE OPERATION

The seven modes of operations of the M27128A are listed in the Operating Modes. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for $\mathrm{V}_{\mathrm{PP}}$ and 12V on A9 for Electronic Signature.

## READ MODE

The M27128A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection.
Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to delay from $\overline{C E}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{OE}}$.

## STANDBY MODE

The M27128A has a standby mode which reduces the maximum active power current from 85 mA to 40 mA . The M27128A is placed in the standby mode by applying a TTL high signal to the CE input. When in the standby mode, the outputs are in a high impedance state, independent of the $\overline{\mathrm{OE}}$ input.

## OUTPUT OR-TIEING

Because EPROMs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:
a) the lowest possible memory power dissipation
b) complete assurance that output bus contention will not occur.
For the most efficient use of these two control lines, $\overline{C E}$ should be decoded and used as the primary device selecting function, while $\overline{O E}$ should be made a common connection to all devices in the array and connected to the $\overline{\text { READ }}$ line from the system control bus.
This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

## SYSTEM CONSIDERATIONS

The power switching characteristics of NMOS-E3 EPROMs require careful decoupling of the devices. The supply current, $\mathrm{I}_{\mathrm{cc}}$, has three segments that are of interest to the system designer: the standby current level, the active current level, and tran-
sient current peaks that are produced by the falling and rising edges of $\overline{C E}$. The magnitude of this transient current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors.
It is recommended that a $1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $\mathrm{V}_{\mathrm{Cc}}$ and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitors should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

## PROGRAMMING

Caution: exceeding 13 V on pin 1 ( $V_{P P}$ ) will damage the M27128A.

When delivered, and after each erasure, all bits of the M27128A are in the " 1 "' state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only " 0 s " will be programmed, both " $1 s$ "' and " 0 "' can be present in the data word. The only way to change a " 0 "' to a " 1 " is by ultraviolet light erasure.
The M27128A is in the programming mode when $\mathrm{V}_{\mathrm{Pp}}$ input is at 12.5 V and CE and PGM are at TTL low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

## FAST PROGRAMMING ALGORITHM

Fast Programming Algorithm rapidly programs M27128A EPROMs using an efficient and reliable method suited to the production programming environment. Programming reliability is also ensured as the incremental program margin of each bytes is continually monitored to determine when it has been successfully programmed. A flowchart of the M27128A Fast Programming Algorithm is shown on the last page. The Fast Programming Algorithm utilizes two different pulse types: initial and overprogram.
The duration of the initial $\overline{\text { PGM }}$ pulse (s) is one millisecond, which will then be followed by a longer overprogram pulse of length 3 Xmsec . ( X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular M27128A location), before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the over program pulse is applied.

## DEVICE OPERATION (Continued)

The entire sequence of program pulses and byte verifications is performed at $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{PP}}=12.5 \mathrm{~V}$. When the Fast Programming cycle has been completed, all bytes should be compared to the original data with $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=5 \mathrm{~V}$.

## PROGRAM INHIBIT

Programming of multiple M27128As in parallel with different data is also easily accomplished. Except for $\overline{C E}$, all like inputs (including $\overline{O E}$ ) of the parallel M27128A may be common. A TTL low pulse applied to a M27128A's CE input, with $\mathrm{V}_{\mathrm{PP}}$ at 12.5 V , will program that M27128A. A high level CE input inhibits the other M27128A from being programmed.

## PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with OE at $\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CE}}$ at $\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}$ at $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{PP}}$ at 12.5 V .

## ELECTRONIC SIGNATURE

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C}$ $\pm 5^{\circ} \mathrm{C}$ ambient temperature range that is required when programming the M27128A. To activate this mode, the programming equipment must force 11.5 V to 12.5 V on address line A9 (pin 24) of the M27128A. Two identifier bytes may than be sequen-
ced from the device outputs by toggling address line AO (pin 10) from $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$. All other address lines must be held at $\mathrm{V}_{\text {IL }}$ during Electronic Signature mode. Byte $0\left(A O=V_{1 L}\right)$ represents the manufacturer code and byte $1\left(\mathrm{AO}=\mathrm{V}_{\mathrm{iH}}\right)$ the device identifier code. For the SGS-THOMSON M27128A, these two identifier bytes are given below. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (07) defined as the parity bit.

## ERASURE OPERATION

The erasure characteristic of the M27128A is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Angstrom A. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 A range. Data shows that constant exposure to room level fluorescent lighting could erase a typical M27128A in about 3 years, while it would take approximately 1 week to cause erasure when expose to direct sunlight. If the M27128A is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27128A window to prevent unintentional erasure. The recommended erasure procedure for the M27128A is exposure to short wave ultraviolet light which has wavelength $2537 \AA$. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 $u W / \mathrm{cm}^{2}$ power rating. The M27128A should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

ELECTRONIC SIGNATURE MODE

| PINS IDENTIFIER | $\begin{gathered} \text { A0 } \\ \text { (10) } \end{gathered}$ | $\begin{gathered} 07 \\ (19) \end{gathered}$ | $\begin{gathered} 06 \\ (18) \end{gathered}$ | $\begin{aligned} & 05 \\ & (17) \end{aligned}$ | $\begin{gathered} 04 \\ (16) \end{gathered}$ | $\begin{gathered} 03 \\ (15) \end{gathered}$ | $\begin{gathered} 02 \\ (13) \end{gathered}$ | $\begin{aligned} & 01 \\ & (12) \end{aligned}$ | $\begin{gathered} 00 \\ (11) \end{gathered}$ | Hex Data |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MANUFACTURER CODE | $\mathrm{V}_{\text {IL }}$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 |
| DEVICE CODE | $\mathrm{V}_{1 \mathrm{H}}$ | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 89 |

$$
\text { PROGRAMMING OPERATION }\left(\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}{ }^{(1)}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}{ }^{(1)}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}\right)
$$

DC AND OPERATING CHARACTERISTIC

| Symbol | Parameter | Test Conditions (See note 1) | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| ILI | Input Current (All Inputs) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level (All Inputs) |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage During Verify | $\mathrm{lOL}^{\prime}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage During Verify | $\mathrm{IOH}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| ICC2 | $\mathrm{V}_{\text {CC }}$ Supply Current (Program \& Verify) |  |  |  | 100 | mA |
| IPP2 | VPP Supply Current (Program) | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 50 | mA |
| $V_{\text {ID }}$ | A9 Electronic Signature Voltage |  | 11.5 |  | 12.5 | V |

## AC CHARACTERISTICS

| Symbol | Parameter | Test Conditions (See note 1) | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $t_{\text {AS }}$ | Address Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| toes | $\overline{\text { OE }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {DFP }}(4)$ | Output Enable Output Float Delay |  | 0 |  | 130 | ns |
| tvPS | $\mathrm{V}_{\text {PP }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tves | $\mathrm{V}_{\text {CC }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tCES | $\overline{\text { CE }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tpW |  | (see Note 3) | 0.95 | 1.0 | 1.05 | ms |
| topw | $\overline{\text { PGM Overprogram Pulse Width }}$ | (see Note 2) | 2.85 |  | 78.75 | ms |
| toe | Data Valid from $\overline{\mathrm{OE}}$ |  |  |  | 150 | ns |

## Notes:

1. $\mathrm{V}_{\mathrm{CC}}$ must be applied simultaneously or before $\mathrm{V}_{\mathrm{PP}}$ and removed simultaneously or after $\mathrm{V}_{\mathrm{PP}}$.
2. The length of the overprogram pulse may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value $X$.
3. Initial Program Pulse width tolerance is $1 \mathrm{msec} \pm 5 \%$.
4. This parameter is only sampled and not $100 \%$ tested.

Output Float is defined as the point where data is no longer driven (see timing diagram).

## PROGRAMMING WAVEFORMS



## Notes:

1. The input timing reference level is 0.8 V for a $\mathrm{V}_{\mathrm{IL}}$ and 2 V for a $\mathrm{V}_{\mathrm{IH}}$.
2. $\mathrm{t}_{\mathrm{OE}}$ and $\mathrm{t}_{\mathrm{DFP}}$ are characteristics of the device but must be accommodated by the programmer.
3. When programming the M27128A a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}$ and GROUND to suppress spurious voltage transients which can damage the device.

## FAST PROGRAMMING FLOWCHART



ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| M27128A-1F1 | 150 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27128A-2F1 | 200 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27128AF1 | 250 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27128A-3F1 | 300 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27128A-4F1 | 450 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27128A-20F1 | 200 ns | $5 \mathrm{~V}_{ \pm} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27128A-25F1 | 250 ns | $5 \mathrm{~V}_{ \pm}+10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27128A-30F1 | 300 ns | $5 \mathrm{~V}_{ \pm} 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27128A-45F1 | 450 ns | $5 \mathrm{~V}_{ \pm}+10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27128AF6 | 250 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |
| M27128A-4F6 | 450 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |

PACKAGE MECHANICAL DATA
28-PIN CERAMIC DIP BULL'S EYE


## 256K (32K $\times 8$ ) NMOS UV ERASABLE PROM

- FAST ACCESS TIME:


## 170ns MAX M27256-1F1

200ns MAX M27256-2F1/M27256-20F1
250ns MAX M27256F1/M27256F6/M27256-25F1
300ns MAX M27256-3F1/M27256-30F1
450ns MAX M27256-4F1/M27256-4F6/M27256-45F1

- 0 to $+70^{\circ} \mathrm{C}$ STANDARD TEMP. RANGE
- -40 to $+85^{\circ} \mathrm{C}$ EXTENDED TEMP. RANGE
- SINGLE +5V POWER SUPPLY
- $\pm 10 \%$ Vcc TOLERANCE AVAILABLE
- LOW STANDBY CURRENT (40mA MAX)
- TTL COMPATIBLE DURING READ AND PROGRAM
- FAST PROGRAMMING ALGORITHM
- ELECTRONIC SIGNATURE


## DESCRIPTION

The M27256 is a 262,144-bit ultraviolet erasable and electrically programmable read only memory (EPROM). It is organized as 32.768 words by 8 bits and manufactured using SGS-THOMSON' NMOSE3 process. The M27256 with its single +5 V power supply and with an access time of 200 ns , is ideal for use avith high performance +5 V microprocessor such as Z8, Z80 and Z8000. The M27256 has an important feature which is to separate the output control, Ouptut Enable ( $\overline{\text { OE }}$ ) from the Chip Enable control (CE). The $\overline{O E}$ control eliminates bus contention in multiple bus microprocessor systems. The M27256 also features a standby mode which reduces the power dissipation without increasing access time. The active current is 100 mA while the maximum standby current is only 40 mA, a $60 \%$ saving. The standby mode is achieved by applying a TTL-high signal to the CE input. The M27256 enables implementation of new, advanced systems with firmware intensive architectures. The combination of the M27256's high density, and new advanced microprocessors having megabit addressing capability provides designers with opportunities to engineer user-friendly, high reliability, high-performance systems. The M27256 large storage capability enables it to function as a high density software carrier. Entire operating systems, diagnostics, high-level language programs and specialized application software can reside in a M27256 directly on a system's memory bus. This permits immediate microprocessor access and execution of software and eliminates the need for time consuming disk accesses and downloads. The M27256 has an "Electronic Signature" that allows programmers to automatically identify device type and pinout.


DIP-28 (Ceramic Bull's Eye)
(Ordering Information at the end of the datasheet)


PIN NAMES

| A0-A14 | ADDRESS INPUT |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | CHIP ENABLE INPUT |
| $\overline{\mathrm{OE}}$ | OUTPUT ENABLE INPUT |
| $\mathrm{O} 0-07$ | DATA INPUT/OUTPUT |

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{I}}$ | All Input or Output voltages with respect to ground | +6.25 to -0.6 | V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Supply voltage with respect to ground | +14 to $-0,6$ | V |
| $\mathrm{~T}_{\mathrm{amb}}$ | Ambient temperature under bias $/ \mathrm{F} 1$ |  |  |
| $/ \mathrm{F} 6$ | -10 to +80 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{T}_{\mathrm{stg}}$ |  | -50 to +95 | ${ }^{\circ} \mathrm{C}$ |
|  | Storage temperature range | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
|  | Voltage on pin 24 with respect to ground | +13.5 to -0.6 | V |

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING MODES

| PINS <br> MODE | $\underset{\text { (20) }}{\overline{C E}}$ | $\overline{\mathrm{OE}} \underset{(22)}{ }$ | $\begin{gathered} \text { A99} \\ (24) \end{gathered}$ | $\begin{gathered} \text { AO } \\ (10) \end{gathered}$ | $V_{P P}$ (1) | Vcc <br> (28) | $\begin{aligned} & \text { OUTPUTS } \\ & (11-13, \\ & 15-19) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | X | X | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | Dout |
| OUTPUT DISABLE | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{1 \mathrm{H}}$ | X | X | $\mathrm{V}_{\text {cc }}$ | $\mathrm{V}_{\mathrm{CC}}$ | HIGH Z |
| STANDBY | $\mathrm{V}_{\text {IH }}$ | X | X | X | $\mathrm{V}_{\text {cc }}$ | $V_{C C}$ | HIGH Z |
| PROGRAM | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{1 \mathrm{H}}$ | X | X | $\mathrm{V}_{\mathrm{pp}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{D}_{\text {IN }}$ |
| VERIFY | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\text {IL }}$ | X | X | $V_{p p}$ | $\mathrm{V}_{\mathrm{CC}}$ | Dout |
| OPTIONAL VERIFY | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\text {IL }}$ | X | X | $\mathrm{V}_{\mathrm{pP}}$ | $\mathrm{V}_{\mathrm{CC}}$ | Dout |
| PROGRAM INHIBIT | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IH }}$ | X | X | $V_{\text {PP }}$ | $V_{C C}$ | HIGH Z |
| ELECTRONIC SIGNATURE | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{LL}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{H}} \\ & \mathrm{~V}_{\mathrm{H}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{H}} \end{aligned}$ | $\begin{aligned} & \mathrm{v}_{\mathrm{cC}} \\ & \mathrm{v}_{\mathrm{CC}} \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}$ | MAN.CODE DEV.CODE |

NOTE: $X$ can be $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} \quad \mathrm{V}_{\mathrm{H}}=12 \mathrm{~V} \pm 0.5 \mathrm{~V}$

## READ OPERATION

DC AND AC CONDITIONS

| Selection Code | F1/-1F1/-2F1/ <br> $-3 F 1 /-4 F 1$ | $-20 \mathrm{~F} 1 /-25 \mathrm{~F} 1 /-\mathbf{3 0 F 1 / - 4 5 F 1}$ | $\mathrm{F6} /-\mathbf{4 F 6}$ |
| :--- | :---: | :---: | :---: |
| Operating Temperature Range | 0 to $70^{\circ} \mathrm{C}$ | 0 to $70^{\circ} \mathrm{C}$ | -40 to $85^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply (1,2) | $5 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V} \pm 10 \%$ | $5 \mathrm{~V} \pm 5 \%$ |
| $\mathrm{~V}_{\mathrm{PP}}$ Voltage (2) | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |

DC AND OPERATING CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. (3) | Max. |  |
| $\mathrm{l}_{\mathrm{LI}}$ | Input Load Current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IPP1(2) | VPP Current Read Standby | $\mathrm{V}_{\mathrm{PP}}=5.5 \mathrm{~V}$ |  |  | 5 | mA |
| $\mathrm{ICC1}^{(2)}$ | $V_{\text {CC }}$ Current Standby | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 20 | 40 | mA |
| I'CC2(2) | $\mathrm{V}_{\text {CC }}$ Current Active | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}} \\ & \hline \end{aligned}$ |  | 45 | 100 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 |  | +0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}^{\text {O }}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{PP} \text { (2) }}$ | Vpp Read Voltage | $\mathrm{V}_{C C}=5 \mathrm{~V} \pm 0.25 \mathrm{~V}$ | 3.8 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |

## AC CHARACTERISTICS

| Symbol | Parameter | $\mathrm{V}_{\text {CC }} \pm 5 \%$ | 27256-1 |  | 27256-2 |  | 27256 |  | 27256-3 |  | $27256-4$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $V_{\text {CC }} \pm 10 \%$ <br> Test Conditions |  |  | 27256-20 |  | 27256-25 |  | 27256-30 |  | 27256-45 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 170 |  | 200 |  | 250 |  | 300 |  | 450 | ns |
| ${ }^{\text {t }}$ CE | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 170 |  | 200 |  | 250 |  | 300 |  | 450 | ns |
| toe | $\overline{\mathrm{OE}}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 70 |  | 75 |  | 100 |  | 120 |  | 150 | ns |
| $t_{\text {DF(4) }}$ | $\overline{\mathrm{OE}}$ High to Output Float | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 35 | 0 | 55 | 0 | 60 | 0 | 105 | 0 | 130 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Address $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ Whichever Occurred First | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=V_{\text {IL }}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |

CAPACITANCE ${ }^{(5)}\left(\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 4 | 6 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ |  | 8 | 12 | pF |

Notes: 1. $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{\text {Pp }}$.
2. VPP may be connected directly to $\mathrm{V}_{\mathrm{CC}}$ except during programming. The supply current would then be the sum of $\mathrm{I}_{\mathrm{CC}}$ and $\mathrm{l}_{\mathrm{PP} 1}$.
3. Typical values are for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
4. This parameter is only sampled and not $100 \%$ tested. Output Float is defined as the point where data is no longer driven-see timing diagram.
5. This parameter is only sampled and not $100 \%$ tested.

## READ OPERATION (Continued)

## AC TEST CONDITIONS

Output Load: 100pF + 1TTL Gate
Input Rise and Fall Times: $\leq 20 \mathrm{~ns}$
Input Pulse Levels: 0.45 to 2.4 V
Timing Measurement Reference Levels: Inputs 0.8 and 2V
Outputs 0.8 and 2V

AC TESTING INPUT/OUTPUT WAVEFORM


AC TESTING LOAD CIRCUIT


## AC WAVEFORMS



## Notes:

1. Typical values are for $T_{a m b}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is only sampled and not $100 \%$ tested.
3. $\overline{\mathrm{OE}}$ may be delayed up to $\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{CE}}$ after the falling edge $\overline{\mathrm{CE}}$ without impact on $\mathrm{t}_{\mathrm{ACC}}$.
4. $t_{D F}$ is specified from $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ whichever occurs first.

## DEVICE OPERATION

The eight modes of operations of the M27256 are listed in the Operating Modes. A single 5V power supply is required in the read mode. All inputs are TTL levels except for $\mathrm{V}_{\mathrm{PP}}$ and 12V on A9 for Electronic Signature.

## READ MODE

The M27256 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to delay from CE to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs after the falling edge of $O E$, assuming that CE has been low and addresses have been stable for at least $\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{OE}}$.

## STANDBY MODE

The M27256 has a standby mode which reduces the maximum active power current from 100 mA to 40 mA . The M27256 is placed in the standby mode by applying a TTL high signal to the CE input. When in the standby mode, the outputs are in a high impedance state, independent of the $\overline{\mathrm{OE}}$ input.

## TWO LINE OUTPUT CONTROL

Because EPROMs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:
a) the lowest possible memory power dissipation
b) complete assurance that output bus contention will not occur.
For the most efficient use of these two control lines, CE should be decoded and used as the primary device selecting function, while OE should be made a common connection to all devices in the array and connected to the $\overline{\text { READ }}$ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

## SYSTEM CONSIDERATIONS

The power switching characteristics of NMOS-E3 EPROMs require careful decoupling of the devices. The supply current, I $\mathrm{I}_{\mathrm{cc}}$, has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of $\overline{C E}$. The magnitude of this transient
current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a $1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $\mathrm{V}_{\mathrm{CC}}$ and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitors should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

## PROGRAMMING

Caution: exceeding 13 V on pin 1 (VPP) will damage the M27256.

When delivered, and after each erasure, all bits of the M27256 are in the " 1 " state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only "Os" will be programmed, both " 1 s " and " Os " can be present in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure. The M27256 is in the programming mode when $V_{P P}$ input is at 12.5 V and CE and is at TTL low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

## FAST PROGRAMMING ALGORITHM

Fast Programming Algorithm rapidly programs M27256 EPROMs using an efficient and reliable method suited to the production programming environment. Programming reliability is also ensured as the incremental program margin of each bytes is continually monitored to determine when it has been successfully programmed. A flowchart of the M27256 Fast Programming Algorithm is shown on the last page. The Fast Programming Algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial CE pulse (s) is one millisecond, which will then be followed by a longer overprogram pulse of length 3 Xmsec . ( X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular M27256 location), before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the over program pulse is applied. The entire sequence of program pulses and byte verifications is performed at $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{PP}}=12.5 \mathrm{~V}$. When the Fast Programming cycle has been completed, all bytes should be compared to the original data with $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{P P}=5 \mathrm{~V}$.

## DEVICE OPERATION (Continued)

## PROGRAM INHIBIT

Programming of multiple M27256s in parallel with different data is also easily accomplished. Except for CE, all like inputs (including OE) of the parallel M27256 may be common. A TTL low pulse applied to a M27256's $\overline{C E}$ input, with $\mathrm{V}_{\mathrm{Pp}}$ at 12.5 V , will program that M27256. A high level CE input inhibits the other M27256s from being programmed.

## PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with $\overline{O E}$ at $\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CE}}$ at $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{PP}}$ at 12.5 V .

## OPTIONAL VERIFY

The optional verify may be performed instead of the verify mode. It is performed with OE at $\mathrm{V}_{\mathrm{IL}}, \mathrm{CE}$ at $\mathrm{V}_{\mathrm{IL}}$ (as opposed to the standard verify which has $\overline{C E}$ at $\mathrm{V}_{(H)}$ ), and $\mathrm{V}_{\mathrm{PP}}$ at 12.5 V . The outputs will three-state according to the signal presented to $\overline{\mathrm{OE}}$. Therefore, all devices with $\mathrm{V}_{\mathrm{PP}}=12.5 \mathrm{~V}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\|}$will present data on the bus independent of the $\overline{\mathrm{CE}}$ state. When parallel programming several devices which share the common bus, $\mathrm{V}_{\mathrm{PP}}$ should be lowered to $V_{C C}(=6 \mathrm{~V})$ and the normal read mode used to execute a program verify.

## ELECTRONIC SIGNATURE

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ ambient temperature range that is required when programming the M27256. To activate this mode, the programming equipment must force 11.5 V to
12.5V on address line A9 (pin 24) of the M27256. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 (pin 10) from $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$. All other address lines must be held at $\mathrm{V}_{\mathrm{IL}}$ during Electronic Signature mode. Byte $0\left(A 0=V_{I L}\right)$ represents the manufacturer code and byte $1\left(\mathrm{AO}=\mathrm{V}_{I H}\right)$ the device identifier code. For the SGS-THOMSON M27256, these two identifier bytes are given below. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (07) defined as the parity bit.

## ERASURE OPERATION

The erasure characteristic of the M27256 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Angstrom $\AA$. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 A range. Data shows that constant exposure to room level fluorescent lighting could erase a typical M27256 in about 3 years, while it would take approximately 1 week to cause erasure when expose to direct sunlight. If the M27256 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27256 window to prevent unintentional erasure. The recommended erasure procedure for the M27256 is exposure to short wave ultraviolet light which has wavelength $2537 \AA$. The integrated dose (i.e. UV intensity $x$ exposure time) for erasure should be a minimum of 15 W -sec/cm ${ }^{2}$. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 $\mu \mathrm{W} / \mathrm{cm}^{2}$ power rating. The M27256 should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

ELECTRONIC SIGNATURE MODE

| PINS | AO <br> $(10)$ | 07 <br> $(19)$ | 06 <br> $(18)$ | 05 <br> $(17)$ | 04 <br> $(16)$ | 03 <br> $(15)$ | 02 <br> $(13)$ | 01 <br> $(12)$ | O0 <br> $(11)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MANUFACTURER CODE | $\mathrm{V}_{\mathrm{IL}}$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 |
| DEVICE CODE | $\mathrm{V}_{\mathrm{IH}}$ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 04 |

PROGRAMMING OPERATION $\left(T_{\mathrm{amb}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}{ }^{(1)}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}{ }^{(1)}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}\right.$

DC AND OPERATING CHARACTERISTIC:

| Symbol | Parameter | Test Conditions (See note 1) | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{l}_{\mathrm{LI}}$ | Input Current (All Inputs) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level (All Inputs) |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input High Level |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage During Verify | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage During Verify | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| ICC2 | $\mathrm{V}_{\text {CC }}$ Supply Current (Program \& Verify) |  |  |  | 100 | mA |
| IPP2 | VPP Supply Current (Program) | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 50 | mA |
| $V_{\text {ID }}$ | A9 Electronic Signature Voltage |  | 11.5 |  | 12.5 | V |

## AC CHARACTERISTICS

| Symbol | Parameter | Test Conditions (See note 1) | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $t_{A S}$ | Address Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| toes | $\overline{\text { OE Setup Time }}$ |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DFP(4) }}$ | Output Enable Output Float Delay |  | 0 |  | 130 | ns |
| tvPS | $V_{\text {PP }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tvcs | $V_{\text {CC }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tpW | $\overline{\mathrm{CE}}$ Initial Program Pulse Width | (see Note 3) | 0.95 | 1.0 | 1.05 | ms |
| topw | $\overline{\mathrm{CE}}$ Overprogram Pulse Width | (see Note 2) | 2.85 |  | 78.75 | ms |
| toe | Data Valid from $\overline{\mathrm{OE}}$ |  |  |  | 150 | ns |

## Notes:

1. $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$.
2. The length of the overprogram pulse may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value X .
3. Initial Program Pulse width tolerance is $1 \mathrm{msec} \pm 5 \%$.
4. This parameter is only sampled and not $100 \%$ tested.

Output Float is defined as the point where data is no longer driven (see timing diagram).

## PROGRAMMING WAVEFORMS



Notes:

1. The input timing reference level is 0.8 V for a $\mathrm{V}_{I L}$ and 2 V for a $\mathrm{V}_{\mathrm{IH}}$.
2. $t_{O E}$ and $t_{D F P}$ are characteristics of the device but must be accommodated by the programmer.
3. When programming the M 27256 a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{P P}$ and GROUND to suppress spurious voltage transients which can damage the device.

## FAST PROGRAMMING FLOWCHART



## ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| M27256-1F1 | 170 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27256-2F1 | 200 ns | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27256F1 | 250 ns | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27256-3F1 | 300 ns | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27256-4F1 | 450 ns | $5 \mathrm{~V}^{\circ} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27256-20F1 | 200 ns | $5 \mathrm{~V}_{ \pm} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27256-25F1 | 250 ns | $5 \mathrm{~V}_{ \pm} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27256-30F1 | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27256-45F1 | 450 ns | $5 \mathrm{~V}_{ \pm} 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27256F6 | 250 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |
| M27256-4F6 | 450 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |

## PACKAGE MECHANICAL DATA

## 28-PIN CERAMIC DIP BULL'S EYE



| Dim. | mm |  |  | inches |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  | 38.10 |  |  | 1.500 |
| B | 13.05 |  | 13.36 | 0.514 |  | 0.526 |
| C | 3.30 |  | 5.08 | 0.154 |  | 0.200 |
| D | 3.00 |  |  | 0.118 |  |  |
| E | 0.50 |  | 1.78 | 0.020 |  | 0.070 |
| e 3 |  | 33.02 |  |  | 1.300 |  |
| F | 2.29 |  | 2.79 | 0.090 |  | 0.110 |
| G | 0.40 |  | 0.55 | 0.016 |  | 0.022 |
| I | 1.17 |  | 1.42 | 0.046 |  | 0.056 |
| L | 0.22 |  | 0.31 | 0.009 |  | 0.012 |
| M | 1.52 |  | 2.49 | 0.060 |  | 0.098 |
| N | 16.51 |  | 18.00 | 0.650 |  | 0.709 |
| P | 15.40 |  | 15.80 | 0.606 |  | 0.622 |
| Q |  |  | 5.71 |  |  | 0.225 |
| O | 6.86 |  | 7.36 | 0.170 |  | 0.290 |

SES-THOMSON
NUCROELECTRONICS

## 512K (64K $\times 8$ ) NMOS UV ERASABLE PROM

- FAST ACCESS TIME: 200ns MAX M27512-2F1
- 0 TO $+70^{\circ} \mathrm{C}$ STANDARD TEMPERATURE RANGE
- SINGLE + 5V ṖOWER SUPPLY
- LOW STANDBY CURRENT (40mA MAX)
- TTL COMPATIBLE
- FAST PROGRAMMING
- ELECTRONIC SIGNATURE


## DESCRIPTION

The M27512 is a 524,288 -bit ultraviolet erasable and electrically programmable read only memory (EPROM). It is organized as 65,536 words by 8 bits and manufactured using SGS-THOMSON' NMOSE3 process. The M27512 with its single +5 V power supply and with an access time of 200 ns , is ideal for use with high performance +5 V microprocessor allowing full speed operation without the addition of performance-degrading WAIT states. The M27512 has an important feature which is to separate the output control, Output Enable ( $\overline{\mathrm{OE}} \mathrm{N}_{\mathrm{PP}}$ ) from the Chip Enable control ( $\overline{\mathrm{CE}}$ ). The $\overline{\mathrm{OE}} / \mathrm{NPP}_{\mathrm{PP}}$ control eliminates bus contention in multiple bus microproces sor systems. The M27512 also features a standby mode which reduces the power dissipation without increasing access time. The active current is 125 mA while the maximum standby current is only 40 mA , a $70 \%$ saving. The standby mode is achieved by applying a TTL-high signal to the CE input. The M27512 enables implementation of new, advanced systems with firmware intensive architectures. The combination of the M27512s high density, and new advanced microprocessors having megabit addressing capability provides designers with opportunities to engineer user-friendly, high reliability, high-performance systems. The M27512 large storage capability enables it to function as a high density software carrier. Entire operating systems, diagnostics, high-level language programs and specialized application software can reside in a M27512 directly on a system's memory bus. This permits immediate microprocessor access and execution of software and eliminates the need for time consuming disk accesses and downloads. The M27512 has an "Electronic Signature" that allows programmers to automatically identify device type and pinout. The M27512 is available in a 28 -lead dual in-line ceramic package glass lens (frit seal).


PIN NAMES

| $\mathrm{AO}-\mathrm{A} 15$ | ADDRESS INPUT |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | CHIP ENABLE INPUT |
| $\overline{\mathrm{OE}} N_{\mathrm{PP}}$ | OUTPUT ENABLE INPUT |
| $\mathrm{OO}-07$ | DATA INPUT/OUTPUT |

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{I}}$ | All Input or Output voltages with respect to ground | +6.5 to -0.6 | V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Supply voltage with respect to ground | +14 to -0.6 | V |
| $\mathrm{~T}_{\mathrm{amb}}$ | Ambient temperature under bias /F1 |  |  |
|  |  | $/ \mathrm{F} 6$ | -10 to +80 |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range | -50 to +95 | ${ }^{\circ} \mathrm{C}$ |
|  | Voltage on pin 24 with respect to ground | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING MODES

| PINS <br> MODE | $\begin{gathered} \overline{\mathrm{CE}} \\ \text { (20) } \end{gathered}$ | $\underset{(22)}{\overline{O E} / V_{\mathrm{PP}}}$ | $\begin{gathered} \text { A9 } \\ (24) \end{gathered}$ | $\begin{gathered} \text { A0 } \\ \text { (10) } \end{gathered}$ | $\begin{aligned} & \mathrm{Vcc} \\ & (28) \end{aligned}$ | $\begin{gathered} \text { OUTPUTS } \\ (11-13, \\ 15-19) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\text {IL }}$ | x | X | $\mathrm{V}_{\mathrm{CC}}$ | Dout |
| OUTPUT DISABLE | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | X | X | $\mathrm{V}_{\mathrm{CC}}$ | HIGH Z |
| STANDBY | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | $\mathrm{V}_{\text {cc }}$ | HIGH Z |
| PROGRAM | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{PP}}$ | X | x | $\mathrm{V}_{\mathrm{Cc}}$ | DIN |
| PROGRAM INHIBIT | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{PP}}$ | X | X | $\mathrm{V}_{\mathrm{CC}}$ | HIGH Z |
| ELECTRONIC SIGNATURE | $\mathrm{V}_{\mathrm{IL}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{H}} \\ & \mathrm{~V}_{\mathrm{H}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | $v_{C C}$ $\mathrm{V}_{\mathrm{CC}}$ | MAN.CODE DEV.CODE |

NOTE: $X$ can be $V_{I H}$ or $V_{I L} \quad V_{H}=12 V \pm 0.5 \mathrm{~V}$

## READ OPERATION

## DC AND AC CONDITIONS

| Selection Code | F1/-2F1/-3F1/ | $-\mathbf{2 5 F} 1 /-\mathbf{3 0 F 1}$ | F6 |
| :--- | :---: | :---: | :---: |
| Operating Temperature Range | 0 to $70^{\circ} \mathrm{C}$ | 0 to $70^{\circ} \mathrm{C}$ | -40 to $85^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply (1,2) | $5 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V} \pm 10 \%$ | $5 \mathrm{~V}_{ \pm} \pm 5 \%$ |
| $\mathrm{~V}_{\mathrm{PP}}$ Voltage (2) | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |

DC AND OPERATING CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. (2) | Max. |  |
| $\mathrm{ILI}^{\text {l }}$ | Input Load Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{lCC1}$ | $V_{\text {CC }}$ Current Standby | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 20 | 40 | mA |
| ICC2 | $V_{\text {CC }}$ Current Active | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{IL}}$ |  | 90 | 125 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 |  | + 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |

## AC CHARACTERISTICS

| Symbol | Parameter | $\mathbf{V}_{\text {CC }} \pm 5 \%$ | 27512-2 |  | 27512 |  | 27512-3 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\frac{\mathrm{V}_{\mathrm{CC}} \pm 10 \%}{\text { Test Conditions }}$ | Min | Max | 27512-25 |  | 27512-30 |  |  |
|  |  |  |  |  | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{IL}}$ |  | 200 |  | 250 |  | 300 | ns |
| $\mathrm{t}_{\text {CE }}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\text {IL }}$ |  | 200 |  | 250 |  | 300 | ns |
| toe | $\overline{O E} / V_{\text {PP }}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 75 |  | 100 |  | 120 | ns |
| $t_{\text {DF }}(3)$ | $\overline{\mathrm{OE}}$ High to Output Float | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ | 0 | 55 | 0 | 60 | 0 | 105 | ns |
| ${ }^{\text {toH }}$ | Output Hold from Address $\overline{\mathrm{CE}}$ or OE Whichever Occurred First | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | ns |

CAPACITANCE ${ }^{(4)}\left(\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Symbol | Parameter | Test Conditions | Min. | Typ. (2) | Max. | Unit |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ |  | 4 | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ |  | 8 | 12 | pF |

[^2]
## AC TEST CONDITIONS

Output Load: $100 \mathrm{pF}+1$ TTL Gate
Input Rise and Fall Times: $\leq 20$ ns
Input Pulse Levels: 0.45 to 2.4 V
Timing Measurement Reference Levels: Inputs 0.8 and 2 V
Outputs 0.8 and 2 V

AC TESTING INPUT/OUTPUT WAVEFORM


AC TESTING LOAD CIRCUIT


AC WAVEFORMS


Notes: 1. Typical values are for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is only sampled and not $100 \%$ tested.
3. $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ may be delayed up to tCE - toE after the falling edge $\overline{\mathrm{CE}}$ without impact on $\mathrm{t} C E$.
4. $t_{D F}$ is specified from $\overline{\mathrm{OE}} / V_{P P}$ or $\overline{\mathrm{CE}}$ whichever occurs first.

## DEVICE OPERATION

The six modes of operations of the M27512 are listed in the Operating Modes. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for OE/V ${ }_{\text {PP }}$ and 12 V on A9 for Electronic Signature.

## READ MODE

The M27512 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, the address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\overline{C E}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs after delay of $t_{O E}$ from the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{\text {ACC }} \mathrm{t}_{\mathrm{OE}}$.

## STANDBY MODE

The M27512 has a standby mode which reduces the maximum active power current from 125 mA to 40 mA . The M27512 is placed in the standby mode by applying a TTL high signal to the $\overline{C E}$ input. When in the standby mode, the outputs are in a high impedance state, independent of the $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ input.

## TWO LINE OUTPUT CONTROL

Because EPROMs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:
a) the lowest possible memory power dissipation
b) complete assurance that output bus contention will not occur.
For the most efficient use of these two control lines, $\overline{\mathrm{CE}}$ should be decoded and used as the primary device selecting function, while $\overline{O E} / V_{\text {PP }}$ should be made a common connection to all devices in the array and connected to the $\overline{\text { READ }}$ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

## SYSTEM CONSIDERATIONS

The power switching characteristics of NMOS-E3 EPROMs require careful decoupling of the devices. The supply current, $\mathrm{I}_{\mathrm{cc}}$, has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of $\overline{C E}$. The magnitude of this transient current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with the two line output con-
trol and by properly selected decoupling capacitors. It is recommended that a $1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $\mathrm{V}_{\mathrm{CC}}$ and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

## PROGRAMMING

Caution: exceeding 14 V on pin $22\left(\overline{O E} / V_{\text {PP }}\right)$ will permanently damage the M27512.
When delivered, and after each erasure, all bits of the M27512 are in the " 1 " state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only " $0 s$ "' will be programmed, both " $1 s$ " and " $0 s$ " can be present in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure. The M27512 is in the programming mode when $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ input is at 12.5 V and $\overline{\mathrm{CE}}$ is at TTL-low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. The M27512 can use PRESTO* Programming Algorithm that drasticaly. reduces the programming time (typically less than 50 seconds) nevertheless to achieve compatibility with all programming equipments, standard FAST Programming Algorithm can be used as well.

## FAST PROGRAMMING ALGORITHM

Fast Programming Algorithm rapidly programs M27512 EPROMs using an efficient and reliable method suited to the production programming environment. Programming reliability is also ensured as the incremental program margin of each byte is continually monitored to determine when it has been successfully programmed. A flowchart of the M27512 Fast Programming Algorithm is shown in the next page. The Fast Programming Algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial CE pulse (s) is one millisecond, which will then be followed by a longer overprogram pulse of length 3 X msec . (X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular M27512 location), before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the over program pulse is applied. The entire sequence of program pulses is performed at $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ and $\mathrm{OE} / \mathrm{V}_{\mathrm{PP}}=12.5 \mathrm{~V}$ (byte verifications at $\mathrm{V}_{C C}=6 \mathrm{~V}$ and $\mathrm{OE} / \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{IL}}$ ). When the Fast Programming cycle has been completed, all bytes should be compared to the original data with $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.

DEVICE OPERATIONS (Continued)
FAST PROGRAMMING ALGORITHM FLOW CHART


## DEVICE OPERATION (Continued)

## PRESTO PROGRAMMING ALGORITHM

PRESTO Programming Algorithm allows to programm the whole array with a guaranteed margin, in a typical time of less than 50 seconds (to be compared with 283 seconds for the Fast algorithm).
This can be achieved with SGS-THOMSON M27512 due to several design innovations described in next paragraph to improve programming efficiency and to bring adequate margin for reliability. Before starting the programming the internal MARGIN MODE* circuit is set in order to guarantee that
each cell is programmed with enough margin. Then a sequence of 500 microseconds program pulses are applied to each byte until a correct verify occurs. No overprogram pulses are applied since the verify in MARGIN MODE provides the necessary margin to each programmed cell. PRESTO programming algorithm is supported on the full line of DATA I/O programmers, for the most popular production equipments the firmware revision are:

- Series 1000: revision V08.1
- Mode 120 A and 121A: revision V14.1

PRESTO PROGRAMMABLE ALGORITHM FLOW CHART


Notes: 1. VCC must be mantained at 6 V during the whole programming algorithm between set and reset MARGIN MODE operations. A drop of $V C C$ below $4 V$ could reset the internal MARGIN MODE flip-flop giving place to insufficient programming margins. 2. See MARGIN MODE set and reset waveforms.

SGS-THOMSON

## DEVICE OPERATION (Continued)

MARGIN MODE SET AND RESET WAVEFORMS


Notes: 1. Other addresses are don't care
2. Set MARGIN MODE $A 10=\mathrm{V}_{\mathrm{IH}}$, Reset MARGIN MODE $A 10=\mathrm{V}_{\mathrm{IL}}$

MARGIN MODE AC CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $t_{\text {AS } 10}$ | A10 Set Up Time |  | 1 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{AH} 10}$ | A10 Hold Time |  | 1 |  |  | $\mu \mathrm{S}$ |
| tVPH | Vpp Hold Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tVPS | VPP Set Up Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {AS9 }}$ | A9 Set up Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {AH9 }}$ | A9 Hold Time |  | 2 |  |  | $\mu \mathrm{S}$ |

## DEVICES OPERATION (Continued)

PROGRAM INHIBIT
Programming of multiple M27512s in parallel with different data is also easily accomplished. Except for CE, all like inputs (including OE/VPP) of the parallel M27512 may be common. A TTL low level pulse applied to a M27512's CE input, with OE/VPP at 12.5 V , will program that M27512. A high level CE input inhibits the other M27512s from being programmed.

## PROGRAM VERIFY

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with $\overline{O E} / V_{P P}$ and $\overline{C E}$ at $\mathrm{V}_{I L}$. Data should be verified $\mathrm{t}_{\mathrm{DV}}$ after the falling edge of $\overline{C E}$.

## ELECTRONIC SIGNATURE

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C}$ $\pm 5^{\circ} \mathrm{C}$ ambient temperature range that is required when programming the M27512. To activate this mode, the programming equipment must force 11.5 V to 12.5 V on address line A 9 (pin 24) of the M27512. Two identifier bytes may then be sequenced from the device outputs by toggling address line AO (pin 10) from $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$. All other address lines must be held at $\mathrm{V}_{\mathrm{IL}}$ during Electronic Signa-
ture mode, except for A14 and A15 which should be held high. Byte $0\left(A O=V_{1 L}\right)$ represents the manufacturer code and byte $1\left(A O=V_{I H}\right)$ the device identifier code. For the SGS M27512, these two identifier bytes are given here below. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (07) defined as the parity bit.

## ERASURE OPERATION

The erasure characteristic of the M27512 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Angstrom $\AA$. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 A range. Data shows that constant exposure to room level fluorescent lighting could erase a typical M27512 in about 3 years, while it would take approximately 1 week to cause erasure when expose to direct sunlight. If the M27512 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27512 window to prevent unintentional erasure. The recommended erasure procedure for the M27512 is exposure to short wave ultraviolet light which has wavelength $2537 \AA$. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with $12000 \mathrm{uW} / \mathrm{cm}^{2}$ power rating. The M27512 should be placed within 2.5 cm ( 1 inch ) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

ELECTRONIC SIGNATURE MODE

|  | PINS | AO <br> $(10)$ | 07 <br> $(19)$ | 06 <br> $(18)$ | 05 <br> $(17)$ | 04 <br> $(16)$ | 03 <br> $(15)$ | 02 <br> $(13)$ | 01 <br> $(12)$ | O0 <br> $(11)$ | Hex <br> Data |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MANUFACTURER CODE | $\mathrm{V}_{\mathrm{IL}}$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 |  |
| DEVICE CODE | $\mathrm{V}_{\mathrm{IH}}$ | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 D |  |

Note: $\mathrm{A} 9=12 \mathrm{~V} \pm 0.5 \mathrm{~V} ; \mathrm{A} 1-\mathrm{A} 8, \mathrm{~A} 10-\mathrm{A} 13, \overline{\mathrm{CE}}, \overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{LL}} ; \mathrm{A} 14, \mathrm{~A} 15=\mathrm{V}_{\mathrm{IH}}$

SGS-THOMSON

PROGRAMMING OPERATION $\left(\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}{ }^{(1)}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{OE} / \mathrm{VPP}^{(1)}=12.5 \mathrm{~V} \pm 0.5 \mathrm{~V}\right)$

DC AND OPERATING CHARACTERISTIC：

| Symbol | Parameter | Test Conditions （See note 1） | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min． | Typ． | Max． |  |
| $\mathrm{l} \mathrm{LI}^{\prime}$ | Input Current（All Inputs） | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level（All Inputs） |  | －0．1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage During Verify | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage During Verify | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| ICC2 | $\mathrm{V}_{\text {CC }}$ Supply Current |  |  |  | 150 | mA |
| IPP2 | VPP Supply Current（Program） | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 50 | mA |
| $\mathrm{V}_{\text {ID }}$ | A9 Electronic Signature Voltage |  | 11.5 |  | 12.5 | V |

## AC CHARACTERISTICS

| Symbol | Parameter | Test Conditions （See note 1） | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min． | Typ． | Max． |  |
| $t_{\text {AS }}$ | Address Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| toes | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| toen | $\overline{\mathrm{OE}} / \mathrm{V}_{\text {PP }}$ Hold Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{D S}$ | Data Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DFP（4）}}$ | Output Enable Output Float Delay |  | 0 |  | 130 | ns |
| tvas | $V_{\text {CC }}$ Setup Time |  | 0 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {PW }}(3)$ | $\overline{\mathrm{CE}}$ Initial Program Pulse Width |  | 0.95 | 1.0 | 1.05 | ms |
| topw（2） | $\overline{\mathrm{CE}}$ Overprogram Pulse Width |  | 2.85 |  | 78.75 | ms |
| t ${ }_{\text {DV }}$ | Data Valid from $\overline{\mathrm{CE}}$ |  |  |  | 1 | ns |
| tVR | $\overline{O E} / V_{P P}$ Recovery Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tpRT | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ Pulse Rise Time During Programming |  | 50 |  |  | ns |

## Notes：

1．$V_{C C}$ must be applied simultaneously or before $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ and removed simultaneously or after $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{Pp}}$ ．
2．The length of the overprogram pulse may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value $X$ ．
3．Initial Program Pulse width tolerance is $1 \mathrm{msec} \pm 5 \%$ ．
4．This parameter is only sampled and not $100 \%$ tested．
Output Float is defined as the point where data is no longer driven（see timing diagram）．

## PROGRAMMING WAVEFORMS



Notes: 1. The input timing reference level is 0.8 V for a $\mathrm{V}_{\mathrm{IL}}$ and 2 V for a $\mathrm{V}_{1 \mathrm{H}}$.
2. $t_{O E}$ and $t_{D F P}$ are characteristics of the device but must be accommodated by the programmer.

## M27512 DESIGN INNOVATIONS FOR AN EFFICIENT PROGRAMMING PRESTO

M27512 includes several design innovations to obtain a very efficient programming:

- during programming the word line voltage is bootstrapped over the VPP voltage by about 2 V
- the bit line voltage is regulated at the optimum value for fast write.
This allows a reduction of about one order of magnitude in the programming time. The programming is also independent of the $\mathrm{V}_{\mathrm{PP}}$ voltage (from about 10 V to 14 V ). The $\mathrm{V}_{\mathrm{CC}}$ voltage ( 6 V during the Algorithm) influences the programming speed since the cell drain voltage regulation uses $\mathrm{V}_{\mathrm{CC}}$ as a reference.
The sensing scheme is also innovative in SGSTHOMSON M27512. The conventional sensing compares the addressed cell within the memory array with a reference cell (usually one reference cell for each word line) as shown in figure 1.

Figure 1. Conventional Sensing Schematic


If the addressed cell is erased its current is the same as the reference cell's current and the imbalance at the inputs of the comparator (higher voltage on right side $=1$ ) is obtained by connecting lower impedence load on the right side than on the left.

If the addressed cell is written (no current) the left input to the comparator will have a higher voltage than the right side ( 0 state).

The above approach has proven to be efficient and reliable but still shows a drawback that is the dependance of the $\mathrm{V}_{\mathrm{CC}}$ operating range (at high $\mathrm{V}_{\mathrm{CC}}$ ) on the threshold shift of the written cell. This can be easily understood by looking at the cell transcharacteristics diagram: together with the charac-
teristics of the erased and the written cell in the memory array the "virtual" reference cell current can be drawn.
The "virtual" reference cell current is the current of the reference cell divided by the ratio between the impedence of the left side loads and the impedence of the right side loads (usually the ratio ranges from 2 to 5 ).

The figure 2 illustrates very well the dependance of $\mathrm{V}_{\mathrm{CC}}$ (voltage on the addressed word line) on the threshold shift of the cell: the sensing of a written cell will not be correct where the "virtual" reference cell characteristic crosses and stays below the written cell characteristic ( $\mathrm{V}_{\mathrm{CC}} \mathrm{max}$ ).

The dependance of $\mathrm{V}_{\mathrm{CC}}$ max on the threshold shift of a written cell can be illustrated as in figura 3, where the different lines are for different ratios between the impedance of the loads.

Figure 2 - Current relationship of reference and array cells (Conventional Technique)


Figure 3 - Dependance of $\mathbf{V}_{\mathbf{C c}}$ max on threshold shift ( $\mathrm{R}=$ Loads impedance ratios) (conventional techniques)


## M27512 DESIGN INNOVATIONS FOR AN EFFICIENT PROGRAMMING PRESTO (Continued)

As a conclusion at least a minimum threshold shift of 2 V to 3 V must be required to the programmed cell to guarantee a wide $\mathrm{V}_{\mathrm{CC}}$ operation range and reliability.
An innovative approach for the sensing was implemented into the M27512 to remove the above described drawback. The sensing scheme is illustrated in figure 4: the impedance of the loads is the same on both sides; on the left side an offset current is added to the addressed cell's current - (patent pending).

Figure 4-M27512 sensing schematic


The improvement is easily pointed out in the diagram of the cell transcharacteristics (figure 5) the difference in slope between the written cell and the reference cell are drastically reduced.

Figure 5 - Current relemention ship of reference and array cells (New Technique)


The final result is that a threshold shift of about 1 V for a written cell is enough to allow a proper sensing in a very wide $\mathrm{V}_{\mathrm{CC}}$ operating range (figure 6).

Figure 6 - Dependance of $V_{\text {Cc }}$ max on threshold Shift (M27512)


For better process margin and producibility the offset current is not fixed but tracks the matrix cell current. The improvement of both the programming speed and the sensing efficiency will reduce the typical programming time per byte to below 200 $\mu \mathrm{sec}$.
In order to take full advantage of this the original PRESTO programming algorithm was developped as illustrated in previous paragraph.

The similarity with the Fast Programming Algorithm is evident but several main differences exist:

- $500 \mu \mathrm{sec}$ elementary pulses
- no overprogram pulses are applied after correct verification of a byte
- the existence of a sufficient margin for the written cells is guaranteed by making the program verify in a special test mode called MARGIN MODE*...

Reading a cell in MARGIN MODE requires to the written cell a threshold shift of about 2 V : 1 V margin above the threshold shift required for a correct operation with wide $\mathrm{V}_{\mathrm{CC}}$ range in normal operating modes. The circuit arrangement that allows to guarantee the margin is illustrated in figure 7.
The result in the transcharacteristic plane helps to understand the MARGIN MODE feature (figure 8). The threshold shift margin has been carefully tuned in order to guarantee that the $\mathrm{V}_{\mathrm{CC}}$ operating range and the access time performance would not be reduced by a cell marginally written; taking into account the temperature range, noise conditions, and data retention (intrinsic charge loss).
The MARGIN MODE is set before starting the programming algorithm and reset after the completion.

Figure 7-M27512 Sensing schematic with activated margin mode


## CONCLUSION

M27512 has succesfully achieved the goal of drastically reducing the programming time by:

- improving the programming efficiency
- implementing an improved sensing scheme
- guaranteing by an innovative hardware approach an adequate margin for reliability

Figure 8 - Current relationship of reference and array cells with margin mode activated


The goal has been achieved without requiring any additional scaling to the well proven NMOS-E3 technology: further improvements can be foreseen when combining the new scaled down technologies (CMOS-E4) with the above circuit techniques. Extensive characterization and life tests have demonstrated the efficiency and the reliability of the solutions adopted.

ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| M27512-2F1 | 200 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27512F1 | 250 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27512-3F1 | 300 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27512-25F1 | 250 ns | $5 \mathrm{~V}_{ \pm}+10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27512-30F1 | 300 ns | $5 \mathrm{~V}_{ \pm} 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| M27512F6 | 250 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |

## PACKAGE MECHANICAL DATA

28-PIN CERAMIC DIP BULL'S EYE


## 16K BIT $(2 \mathrm{~K} \times 8)$ CMOS UV ERASABLE PROM

- CMOS POWER CONSUMPTION
- PERFORMANCE COMPATIBLE TO MARKET STANDARD 8-BIT CMOS MICROP.
- $2048 \times 8$ ORGANIZZATION
- PIN COMPATIBLE TO 2716
- ACCESS TIME DOWN TO 350 ns
- SINGLE 5V POWER SUPPLY
- STATIC - NO CLOCKS REQUIRED
- TTL COMPATIBLE I/Os DURING BOTH READ AND PROGRAM MODES
- THREE-STATE OUTPUT WITH OR-TIE CAPABILITY
- OPER. TEMP. : 0 to $+70^{\circ} \mathrm{C} ;-40$ to $+85^{\circ} \mathrm{C}$ (V suffix).


## DESCRIPTION

The ETC 2716 is a high speed 16K UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.
The ETC 2716 is packaged in a 24 -pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device by following the programming procedure. This EPROM is fabricated with the reliable, high volume, time proven, $\mathrm{P}^{2}$ CMOS silicon gate technology.

## PIN NAMES

| $A 0-A 10$ | ADDRESS INPUTS |
| :--- | :--- |
| $O_{0}-O_{7}$ | DATA OUTPUTS |
| $\overline{\mathrm{CE} / P G M}$ | CHIP ENABLE/PROGRAM |
| $\overline{\mathrm{OE}}$ | OUTPUT ENABLE |
| $\mathrm{V}_{\mathrm{PP}}$ | READ 5V, PROGRAM 25V |
| $\mathrm{V}_{\mathrm{CC}}$ | 5 V |
| $\mathrm{~V}_{\mathrm{SS}}$ | GROUND |



Q
DIP-24
(Ceramic Bull's Eye)
(Ordering Information at the end of the datasheet)


## BLOCK DIAGRAM



## PIN CONNECTION DURING READ OR PROGRAM

| MODE | PIN NAME/NUMBER |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \hline \overline{C E} / P G M \\ 18 \end{gathered}$ | $\begin{aligned} & \overline{\mathrm{OE}} \\ & 20 \end{aligned}$ | $\begin{gathered} V_{P P} \\ 21 \end{gathered}$ | $\begin{gathered} v_{c c} \\ 24 \end{gathered}$ | OUTPUTS $9-11,13-17$ |
| Read | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | 5 | 5 | DOUT |
| Program | Pulsed $\mathrm{V}_{\text {IL }}$ to $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{1 \mathrm{H}}$ | 25 | 5 | $\mathrm{DIN}^{\prime}$ |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| Tamb | Temperature Under Bias "V" range | $\begin{aligned} & -10 \text { to }+80 \\ & -50 \text { to }+95 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $V_{\text {PP }}$ | $\mathrm{V}_{\text {PP }}$ Supply Voltage with Respect to $\mathrm{V}_{\text {SS }}$ | 26.5V to -0.3 | V |
| $V_{\text {in }}$ | Input Voltages with Respect to $\mathrm{V}_{\text {SS }}$ except $\mathrm{V}_{\text {PP }}$ | 6 V to -0.3 | V |
|  | Output Voltages with Respects to $\mathrm{V}_{\text {SS }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V} \text { to } \\ \mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V} \end{gathered}$ |  |
| $P_{D}$ | Power Dissipation | 1.0 | W |
|  | Lead Temperature (Soldering 10 seconds) | +300 | ${ }^{\circ} \mathrm{C}$ |

Note 1. "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range"' they are, not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

## READ OPERATION

DC CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}{ }^{(2)}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$, (Unless otherwise specified)(6)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND | - | - | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.25 \mathrm{~V}, \overline{\mathrm{CE}} / \mathrm{PGM}=\mathrm{V}_{\text {IH }}$ | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}{ }^{(4)}$ | Input High Voltage |  | 2.0 | - | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ | - | - | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=0 \mu \mathrm{~A}$ | - | - | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{IOH}^{\text {O }}=0 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{Cc}}-0.1$ | - | - | V |
| IPP1 | VPP Supply Current | $\mathrm{V}_{\mathrm{PP}}=5.25 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| ICC1 | $V_{C C}$ Supply Current Active <br> (TTL Levels) | $\overline{\mathrm{CE}} / \mathrm{PGM}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ <br> Address $=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ <br> Frequency $1 \mathrm{MHz}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA}$ | - | 2 | 10 | mA |
| ICC2 | VCC Supply Current Active (CMOS Levels) | $\begin{array}{\|l\|} \hline \overline{\mathrm{CE}} / \mathrm{PGM}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}(\text { Note } 5) \\ \text { Addresses }=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}} \\ \text { Frequency } 1 \mathrm{MHz}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \\ \hline \end{array}$ | - | 1 | 5 | mA |
| $\mathrm{I}_{\text {CCSB1 }}$ | $\mathrm{V}_{\text {CC }}$ Supply Current Standby | $\overline{\mathrm{CE}} / \mathrm{PGM}=\mathrm{V}_{\text {IH }}$ | - | 0,1 | 1 | mA |
| I'CCSB2 | $\mathrm{V}_{\text {CC }}$ Supply Current Standby | $\overline{\mathrm{CE}} / \mathrm{PGM}=\mathrm{V}_{\mathrm{CC}}$ | - | 0,01 | 0,1 | mA |

AC CHARACTERISTICS $\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$; Unless otherwise specified)(6).

| Symbol |  | Parameter | Test Conditions | ETC2716-1 |  | ETC2716 (-V) |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Alternate | Standard |  |  | Min. | Max. | Min. | Max. |  |
| $t_{\text {ACC }}$ | TAVQV | Address to Output Delay | $\overline{\mathrm{CE}} / \mathrm{PGM}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | - | 350 | - | 450 | ns |
| ${ }_{\text {t }}$ E | TELQV | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | - | 350 | - | 450 | ns |
| toe | TGLQV | Output Enable to Output Delay | $\overline{\mathrm{CE}} / \mathrm{PGM}=\mathrm{V}_{\text {IL }}$ | - | 120 | - | 120 | ns |
| ${ }_{t}{ }^{(5)}$ | TGHQZ | $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ High to Output Hi-Z | $\overline{\mathrm{CE}} / \mathrm{PGM}=\mathrm{V}_{\mathrm{IL}}$ | 0 | 100 | 0 | 100 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | TAXQX | Address to Output Hold | $\overline{\mathrm{CE}} / \mathrm{PGM}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{OD}}$ | TEHQZ | $\overline{\mathrm{CE}}$ to Output Hi-Z | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 | 100 | 0 | 100 | ns |

CAPACITANCE ${ }^{(3)} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{I}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 4 | 6 | pF |
| $\mathrm{C}_{\mathrm{O}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ |  | 8 | 12 | pF |

Notes 1. Typical conditions are for operation at: $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~V}_{P P}=\mathrm{V}_{C C}$, and $V_{S S}=0 \mathrm{~V}$.
2. VPP may be connected to $V_{C C}$ except during program.
3. Capacitance is guaranteed by periodic testing. $T_{A}=25^{\circ} \mathrm{C}, f=1 \mathrm{MHz}$.
4. The inputs (Address, OE, CE) may go above VCC by one volt with no latch up danger. Only the output (data inputs during programming) need be restricted to VCC +0.3 V .
5. TDF is specified for OE or CE which ever occurs first. This parameter is only sampled and not $100 \%$ tested.
6. $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for " $V$ "' range

## AC TEST CONDITIONS

Output Load: $\quad 1 \mathrm{TTL}$ gate and $\mathrm{CL}=100 \mathrm{pF}$ Input Rise and Fall Times $\leq 20$ ns Input pulse levels: $\quad 0.45 \mathrm{~V}$ to 2.4 V Timing Measurement Reference Level Inputs, Outputs 0.8 V and 2 V

AC TESTING INPUT/OUTPUT WAVEFORM


AC TESTING LOAD CIRCUIT


AC WAVEFORMS


## Notes:

1. Typical values are for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and nominal supply voltage
2. This parameter is only sampled and not $100 \%$ tested.
3. $\overline{O E}$ may be delayed up to $t_{A C C}^{-t_{O E}}$ after the falling edge $\overline{C E}$ without impact on $t_{A C C}$
4. tDFis specified form $\overline{O E}$ or $C E$ whichever occurs first.

## DEVICE OPERATION

The ETC2716 has 3 modes of operation in the normal system environment. These are shown in Table 1.

## READ MODE

The ETC2716 read operation requires that $\overline{\mathrm{OE}}=$ $\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CE}} / \mathrm{PGM}=\mathrm{V}_{\mathrm{IL}}$ and that addresses $\mathrm{A}_{0}-\mathrm{A}_{10}$ have been stabilized. Valid data will appear on the output pins after $t_{A C C}$ toE or tCE times (see Switching Time Wafeforms) depending on which is limiting.

## DESELECT MODE

The ETC2716 is deselected by making $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$. This mode is independent of CE/PGM and the condition of the addresses. The outputs are $\mathrm{Hi}-\mathrm{Z}$ when $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$. This allows OR-tying 2 or more ETC2716 for memory expansion.

## STANDBY MODE (POWER DOWN)

The ETC2716 may be powered down to the standby mode by making CE/PGM $=\mathrm{V}_{\mathrm{IH}}$. This is independent of $\overline{O E}$ and automatically puts the outputs in their $\mathrm{Hi}-\mathrm{Z}$ state. The power is reduced to $0.4 \%$ of the normal operating power. $\mathrm{V}_{\mathrm{CC}}$ must be maintained at 5 V . Access time at power up remains either $t_{A C C}$ or $t_{C E}$ (see Switching Time Waveforms).

## PROGRAMMING

The ETC2716 is shipped from SGS-THOMSON completely erased. All bits will be at a " 1 " level (output high) in this initial state and after any full erasure. Table ll shows the 3 programming modes.

## PROGRAM MODE

The ETC2716 is programmed by introducing " 0 "'s into the desired locations. This is done 8 bits (a byte) at a time. Any individual address, a sequence of addresses, or addresses chosen at random may be programmed. Any or all of the 8 bits associated with an address location may be programmed with a single program pulse applied to the chip ena-

TABLE I. OPERATING MODES (VCC=5V)

| MODE | PIN NAME/NUMBER |  |  |
| :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \hline \overline{\mathrm{CE}} / \mathrm{PGM} \\ 18 \\ \hline \end{gathered}$ | $\begin{aligned} & \overline{\mathrm{OE}} \\ & 20 \end{aligned}$ | $\begin{gathered} \text { Outputs } \\ 9-11,13-17 \end{gathered}$ |
| Read | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | Dout |
| Deselect | Don't Care | $\mathrm{V}_{\mathrm{IH}}$ | Hi-Z |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | Hi-Z |

ble pin. All input voltage levels, including the program pulse on chip enable are TTL compatible. The programming sequence is:
With $V_{P P}=25 \mathrm{~V}, V_{C C}=5 \mathrm{~V}, \overline{\mathrm{OE}}=\mathrm{V}_{I H}$ and $\overline{C E} / P G M=V_{\text {IL }}$, an address is selected and the desired data word is applied to the output pins. ( $\mathrm{V}_{\mathrm{IL}}=$ " 0 " and $\mathrm{V}_{\mathrm{IH}}=$ " 1 " for both address and data). After the address and data signals are stable the program pin is pulsed from $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$
with a pulse width between 45 ms and 55 ms . Multiple pulses are not needed but will not cause device damage. No pins should be left open. A high level ( $\mathrm{V}_{\mathrm{IH}}$ or higher) must not be maintained longer than tPW(MAX) on the program pin during programming. ETC2716 may be programmed in parallel with the same data in this mode.

## PROGRAM VERIFY MODE

The programming of the ETC2716 is verified in the program verify mode which has VPP at $V_{C C}$ (see Table II). After programming an address, that same address cannot be immediately verified without an address change (dummy read).

## PROGRAM INHIBIT MODE

The program inhibit mode allows programming several ETC2716 simultaneously with different data for each one by controlling which ones receive the program pulse. All similar inputs of the ETC2716 may be paralleled. Pulsing the program pin (from $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$ ) will program a unit while inhibiting the program pulse to a unit will keep it from being programmed and keeping $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$ will put its outputs in the HI-Z state.

TABLE II. PROGRAMMING MODES ( $\mathrm{V} \mathbf{C C}=5 \mathrm{~V}$ )

| MODE |  | PIN NAME/NUMBER |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | $\overline{\text { OE }}$ | $\mathbf{V}_{\text {PP }}$ | OUTPUTS |  |
|  | 18 | 20 | 21 | $\mathbf{9 - 1 1 , 1 3 - 1 7}$ |  |
| PROGRAM | Pulsed $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 25 | $\mathrm{D}_{\mathrm{IN}}$ |  |
| PROGRAM VERIFY | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $25(5)$ | $\mathrm{D}_{\text {OUT }}$ |  |
| PROGRAM INHIBIT | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 25 | $\mathrm{Hi}-\mathrm{Z}$ |  |

SGS-THOMSON
WUCROELECTRONUCS

## ERASING

The ETC2716 is erased by exposure to high intensity ultraviolet light through the transparent window. This exposure discharges the floating gate to its initial state through induced photo current. It is recommended that the ETC2716 be kept out of direct sunlight. The UV content of sunlight may cause a partial erasure of some bits in a relatively short period of time. Direct sunlight can also cause temporary functional failure. Extended exposure to room level fluorescent lighting will also cause erasure. An opaque coating (paint, tape, label, etc.) should be placed over the package window if this product is to be operated under these lighting conditions. Covering the window also reduces ICC due to photodiode currents.
An ultraviolet source of 2537A yielding a total integrated dosage of 15 watt-seconds/cm ${ }^{2}$ is requi-
red. This will erase the part in approximately 15 to 20 minutes if a UV lamp with a $12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ power rating is used. The ETC2716 to be erased should be place 1 inch away from the lamp and no filters should be used.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at 1inch. The erasure time is increased by the square of the distance (if the distance is doubled the erasure time goes up by a factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance is changed, or the lamp is aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and system designs have been erroneously suspected when incomplete erasure was the basic problem.

TIMING DIAGRAM


Note: Symbols in parentheses are proposed JEDEC standard

## PROGRAM OPERATIONS(1,2)

DC AND OPERATIVE CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)\left(\mathrm{V} C \mathrm{C}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=25 \mathrm{~V} \pm 1 \mathrm{~V}\right)$

| Symbol | Parameter | Values |  |  | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current (Note 3) | - | - | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Level | -0.1 | - | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Level (Note 7) | 2.2 | - | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Power Supply Current | - | - | 10 | mA |
| $\mathrm{I}_{\text {PP1 }}$ | $\mathrm{V}_{\mathrm{PP}}$ Supply Current (Note 4) | - | - | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\text {PP2 }}$ | $V_{\text {PP }}$ Supply Current During <br> Programming Pulse (Note 5) | - | - | 30 | mA |

AC CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=5 \mathrm{~V} \pm 1 \mathrm{~V}\right)$ (Note 6)

| Symbol | Parameter | Min. | Typ. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {AS }}$ | Address Setup Time | 2 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{OS}}$ | $\overline{\text { OE Setup Time }}$ | 2 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time | 2 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 2 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{OH}}$ | $\overline{\text { OE Hold Time }}$ | 2 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 2 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DF}}$ | Output Disable to Output Three <br> state Delay | 0 | - | 100 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{OE}}$ | Output Enable to Output Delay | - | - | 120 | ns |
| $\mathrm{t}_{\text {PW }}$ | Program Pulse Width | 45 | 50 | 55 | ms |
| $\mathrm{t}_{\text {PR }}$ | Program Pulse Rise Time | 5 | - | - | ns |
| $\mathrm{t}_{\text {PF }}$ | Program Pulse Fall Time | 5 | - | - | ns |

Notes 1. $V_{C C}$ must be applied at the same time or before $V_{P P}$ and removed after or at the same time as $V_{P p}$. To prevent damage to the device it must not be inserted into a board with power applied.
2. Care must be taken to prevent overshoot of the $V_{P P}$ supply when switching to +26 V max.
3. $\mathrm{OV} \leqslant \mathrm{V}_{I N} \leqslant 5.25 \mathrm{~V}$.
4. $C E / P G M=V_{I L}, V_{P P}=V_{C C}$.
5. $V P P=26 \mathrm{~V}$.
6. Transition times $\leqslant 20$ ns unless otherwise noted.
7. The inputs (Address, OE, CE) may go above VPP by one volt with no latch up danger. Only the output (data inputs during programming) need be restricted to $\mathrm{V}_{\mathrm{PP}}+0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$.

## SWITCHING TIME WAVEFORMS



ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| ETC2716Q | 450 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-24 |
| ETC2716Q-1 | 350 ns | $5 V_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-24 |
| ETC2716Q-V | 450 ns | $5 V_{ \pm} 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-24 |

## PACKAGE MECHANICAL DATA

## 24-PIN CERAMIC DIP BULL'S EYE



4

## ETC2732

## 32 K BIT $(4 \mathrm{~K} \times 8)$ CMOS UV ERASABLE PROM

- CMOS POWER CONSUMPTION: 26.25 mW MAX ACTIVE POWER, 0.53 mW MAX STANDBY POWER
- $4096 \times 8$ ORGANIZZATION
- PIN COMPATIBLE TO M/ET2716, ETC2716, M2732A,
- ACCESS TIME DOWN TO 350 ns
- SINGLE 5V POWER SUPPLY
- STATIC - NO CLOCKS REQUIRED
- TTL COMPATIBLE I/Os DURING BOTH READ AND PROGRAM MODES
- THREE-STATE OUTPUT WITH OR-TIE CAPABILITY
- OPER. TEMP. : 0 to $+70^{\circ} \mathrm{C} ;-40$ to $+85^{\circ} \mathrm{C}$ (V suffix).


## DESCRIPTION

The ETC2732 is a high speed 32K UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turn-around, pattern experimentation and low power consumption are important requirements.
The ETC2732 is packaged in a 24 -pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device by following the programming procedure. This EPROM is fabricated with the reliable, high volume, time proven, $\mathrm{P}^{\mathbf{2}}$ CMOS silicon gate technology.

## PIN NAMES

| $A 0-A 11$ | ADDRESS INPUTS |
| :--- | :--- |
| $O_{0}-O_{7}$ | DATA OUTPUTS |
| $\overline{\mathrm{CE}}$ | CHIP ENABLE |
| $\overline{\mathrm{OE}}$ | OUTPUT ENABLE |
| $V_{P P}$ | READ RV, PROGRAM 25V |
| $V_{\mathrm{CC}}$ | 5 V |
| $V_{\mathrm{SS}}$ | GROUND |



## PIN CONNECTIONS



## BLOCK DIAGRAM



PIN CONNECTION DURING READ OR PROGRAM

| MODE | PIN NAME/NUMBER |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \hline \overline{\mathrm{CE}} \\ & 18 \end{aligned}$ | $\begin{gathered} \overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}} \\ 20 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{Cc}} \\ 24 \end{gathered}$ | $\begin{aligned} & \text { OUTPUTS } \\ & 9-11,13-17 \end{aligned}$ |
| READ | $\mathrm{V}_{\text {IL }}$ | $V_{\text {IL }}$ | 5 V | DOUT |
| STANDBY | $\mathrm{V}_{1 \mathrm{H}}$ | Don't Care | 5 V | Hi-Z |
| PROGRAM | $\mathrm{V}_{\mathrm{IL}}$ | 25 V | 5 V | $\mathrm{D}_{\text {IN }}$ |
| PROGRAM VERIFY | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | 5 V | DOUT |
| PROGRAM INHIBIT | $\mathrm{V}_{\mathrm{IH}}$ | 25V | 5 V | Hi-Z |

* Symbol in parentheses are proposed JEDEC standard.


## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| Tamb | Temperature Under Bias "V"' range | $\begin{aligned} & -10 \text { to }+80 \\ & -50 \text { to }+95 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
| VPP | $\mathrm{V}_{\text {PP }}$ Supply Voltage with Respect to $\mathrm{V}_{\text {SS }}$ | 26.5 V to -0.3 | V |
| $\mathrm{V}_{\text {in }}$ | Input Voltages with Respect to $\mathrm{V}_{\text {SS }}$ except $\mathrm{V}_{\text {PP }}$ | 6 V to -0.3 | V |
|  | Output Voltages with Respects to $\mathrm{V}_{\text {SS }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V} \text { to } \\ & \mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V} \end{aligned}$ |  |
| $P_{D}$ | Power Dissipation | 1.0 | W |
|  | Lead Temperature (Soldering 10 seconds) | 300 | ${ }^{\circ} \mathrm{C}$ |

Note 1. "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are, not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

## READ OPERATION

DC CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, (Unless otherwise specified)(6)

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{l}_{\mathrm{LI}}$ | Input Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND | - | - | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}{ }^{(3)}$ | Input High Voltage |  | 2.0 | - | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL} 1}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ | - | - | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=0 \mu \mathrm{~A}$ | - | - | 0.1 | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=0 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.1$ | - | - | V |
| ICC1 | $V_{\text {CC }}$ Supply Current Active (TTL Levels) | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \text { Input }=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \text { Frequency } 1 \mathrm{MHz}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \\ & \hline \end{aligned}$ | - | 2 | 10 | mA |
| $\mathrm{I}_{\text {CC2 }}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current Active (CMOS Levels) | $\begin{array}{\|l} \hline \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}(\text { Note } 4) \\ \text { Inputs }=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}} \\ \text { Frequency } 1 \mathrm{MHz}, \mathrm{l} / \mathrm{O}=0 \mathrm{~mA} \\ \hline \end{array}$ | - | 1 | 5 | mA |
| ICCSB1 | $\mathrm{V}_{\text {CC }}$ Supply Current Standby | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ | - | 0.1 | 1 | mA |
| ICCSB2 | $\mathrm{V}_{\text {CC }}$ Supply Current Standby | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}$ | - | 0.01 | 0.1 | mA |

AC CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $\mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \% \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$; Unless otherwise specified)(6).

| Symbol | Parameter | Test Conditions | ETC2732-3 |  | ETC2732 (-V) |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\mathrm{CE} / \mathrm{PGM}=\mathrm{OE}=\mathrm{V}_{\text {IL }}$ | - | 350 | - | 450 | ns |
| ${ }_{\text {t }}$ CE | CE to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}$ | - | 350 | - | 450 | ns |
| toe | Output Enable to Output Delay | $\overline{\mathrm{CE}} / \mathrm{PGM}=\mathrm{V}_{\mathrm{IL}}$ | - | 150 | - | 150 | ns |
| $t_{\text {DF }}{ }^{(4,5)}$ | $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ High to Output Hi-Z | $\overline{\mathrm{CE}} / \mathrm{PGM}=\mathrm{V}_{\mathrm{IL}}$ | 0 | 130 | 0 | 130 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Address to Output Hold | $\overline{\mathrm{CE}} / \mathrm{PGM}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 | - | 0 | - | ns |

CAPACITANCE $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right.$ ) (Note 2)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{I} 11}$ | Input Capacitance Except $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ |  | 4 | 6 | pF |
| $\mathrm{C}_{\mathrm{IN} 2}$ | $\overline{\mathrm{OE}} \mathrm{N}_{\mathrm{PP}}$ Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ |  | - | 20 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=\mathrm{OV}$ |  | 8 | 12 | pF |

Notes 1. Typical conditions are for operation at: $T A=25^{\circ} \mathrm{C}, \mathrm{VCC}=\mathrm{VPP}=\mathrm{VCC}$, and $\mathrm{VSS}=\mathrm{OV}$.
2. Capacitance is guaranteed by periodic testing. $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$.
3. The inputs (Address, $\overline{O E}, \overline{C E}$ ) may go above VCC by one volt with no latch up danger. Only the output (data inputs during programming) need be restricted to VCC +0.3 V .
4. The tDF compare level is determined as follows: High to Hi -Z, the measured $\mathrm{V}_{\mathrm{OH}}$ (DC) -0.10 V
Low to $\mathrm{HI}-\mathrm{Z}$, the measured $\mathrm{VOHL}(\mathrm{DC})+0.10 \mathrm{~V}$
5. TDF is specified from $\overline{O E}$ or CE which ever occurs first. This parameter is only sampled, not $100 \%$ tested.
6. $\mathrm{T}_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for " V "' range

## AC TEST CONDITIONS

Output Load:
1 TTL gate and CL= 100 pF
Input Rise and Fall Times $\leq 20 \mathrm{~ns}$
Input pulse levels: $\quad 0.45 \mathrm{~V}$ to 2.4 V
Timing Measurement Reference Level
Inputs, Outputs
0.8 V and 2 V

AC TESTING INPUT/OUTPUT WAVEFORM


AC TESTING LOAD CIRCUIT


AC WAVEFORMS


## Notes:

1. Typical values are for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and nominal supply voltage
2. This parameter is only sampled and not $100 \%$ tested.
3. $\overline{O E}$ may be delayed up to tACC $-t_{O E}$ after the falling edge $\overline{C E}$ without impact on $t_{A C C}$
4. tDFis specified form $\overline{O E}$ or $C E$ whichever occurs first.

## DEVICE OPERATION

The five modes of operation of the ETC 2732 are listed in the Operating Modes table. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for $\overline{O E} / V p p$ during programming. In the program mode the $\overline{O E} / \mathrm{Vpp}$ input is pulsed from a TTL level to 25 V .

## READ MODE

The ETC2732 has two control functions, both of wich must be logically active in order to obtain data at the ouputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{A C C}$ ) is equal to the delay from CE to output (tCE). Data is available at the outputs after the falling edge of OE , assuming that CE has been low and addresses have been stable for at least $t_{A C C}-t_{O E}$.

## STANDBY MODE

The ETC2732 has a standby mode which reduces the active power dissipation by $98 \%$, from 26.25 mW to 0.53 mW . The ETC 2732 is placed in the standby mode, by applying a TTL high signal to the CE input when in standby mode the outputs are in a high impedance state, independant of the $\overline{O E}$ input.

## OUTPUT OR-TYING

Because EPROMS are usually used in larger memory arrays, we have provided a 2 -line control function that accomodates this use of multiple memory connection. The 2 -line control function allows for.
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.
To most efficiently use these two control lines, it is recommended that $\overline{C E}$ (pin 18) be decoded and
used as the primary device selecting function, while OE (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## PROGRAMMING

CAUTION: Exceeding 26.5 V on pin $20\left(V_{p p}\right)$ will damage the ETC2732.
Initially, and after each erasure, all bits of the ETC 2732 are in the " 1 " state. Data is introduced by selectively programming " 0 s " into the desired bit locations. Although only " $0 s$ " will be programmed, both " $1 s$ " and " $0 s$ " can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The ETC2732 is in the programming mode when the $\mathrm{OE} / \mathrm{Vpp}$ input is at 25 V . It is required that a 0.1 $\mu \mathrm{F}$ capacitor be placed across OE/Npp, and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, a 50 ms active low TTL program pulse is applied to the CE input. A program pulse must be applied at each address location to be programmed. You can program any location at any time-either individually, sequentially, or at random. The program pulse has a maximum width of 55 ms . The ETC 2732 must not be programmed with a DC signal applied to the CE input.
Programming of multiple ETC 2732s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled ETC 2732s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the CE input programs the paralleled.

OPERATING MODES

| MODE PIN | $\overline{C E}$ <br> (18) | $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ (20) | $\begin{aligned} & \mathbf{V}_{\mathrm{cc}} \\ & (24) \end{aligned}$ | $\begin{aligned} & \text { OUTPUTS } \\ & (9-11,13-17) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| READ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | 5 | D OUT |
| STANDBY | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | 5 | Hi-Z |
| PROGRAM | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{PP}}$ | 5 | $\mathrm{D}_{\text {IN }}$ |
| PROGRAM VERIFY | $\mathrm{V}_{\text {IL }}$ | $V_{\text {IL }}$ | 5 | DOUT |
| PROGRAM INHIBIT | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{PP}}$ | 5 | Hi-Z |

## PROGRAM INHIBIT

Programming multiple ETC2732s in parallel with different data is also easily accomplished. Except for CE, all like inputs (including OE) of the parallel ETC2732s may be common. A TTL level program pulse applied to an ETC2732s CE input with $\mathrm{OE} / \mathrm{Vpp}$ at 25 V will program that ETC2732. A high level CE input inhibits the other ETC2732s from being programmed.

## PROGRAM VERIFY

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify is accomplished with OE/Vpp CE at $V_{I L}$. Data should be verified $t_{D V}$ after the falling edge of $\overline{C E}$.

## ERASURE CHARACTERISTICS

The erasure characteristics of the ETC2732 are such that erasure begins to occur when exposed to light with wavelenghts shorter than approximately 4000 Angstroms (A). It should be noted that sunlight and certain types of fluorescent lamps have wavelenghts in the 3000 A - 4000 A range. Data shows that constant exposure to room-level fluorescent lighting could erase the typical ETC 2732 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the ETC2732 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the ETC2732 window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.
The recommended erasure procedure for the ETC 2732 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (A). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$. The erasure time with this dosage is approximately

21 minutes using an ultraviolet lamp with a 12,000 $\mu \mathrm{W} / \mathrm{cm}^{2}$ power rating. The ETC2732 should be place within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.
An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## SYSTEM CONSIDERATION

The power swhitching characterics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system designer - the standby current level, the active current level, and the transient current peaks that are produced on the falling and rising edges of chip enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated transient voltgage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that a $0.1 \mu \mathrm{~F}$ Ceramic capacitor be used an every device between $\mathrm{V}_{\mathrm{Cc}}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, a $4.7 \mu \mathrm{~F}$ bulk electolytic capacitor should be used between $V_{C C}$ and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

## PROGRAMMING WAVEFORMS

Note: All times shown in parentheses are minimum and in $\mu \mathrm{s}$ unless otherwise specified.
The input timing reference is 0.8 V for a $\mathrm{V}_{\mathrm{IL}}$ and 2 V for a $V_{\mathrm{IH}}$.

## TIMING DIAGRAM



Notes: 1. VCC must be applied simultaneously or before Vpp and removed simultaneously or after Vpp. The ETC 2732 must not be inserted into or removed from a board with Vpp at $25 \pm 1 \mathrm{~V}$ to prevent damage to the device.
2. The maximum allowable voltage with may be applied to the Vpp pin during programming is 26 V . Care must be taken when switching the Vpp supply to prevent overshoot exceeding this 26 V maximum specification. A $0.1 \mu \mathrm{~F}$ capacitor is required across $V_{P P}, V_{C C}$ to GND to suppress spurious voltage transients which may damage the device.

## PROGRAMMING OPERATION ${ }^{(1,2)}$

DC OPERATING CHARACTERISTICS $T_{A}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V}_{ \pm} 5 \%, \mathrm{~V}_{\mathrm{PP}}=25 \mathrm{~V} \pm 1 \mathrm{~V}$; Unless otherwise specified)

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| ILI | Input Current (All inputs) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage During Verify | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ | - | - | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage During Verify | $\mathrm{IOH}^{\prime}=-400 \mu \mathrm{~A}$ | 2.4 | - | - | v |
| Icc | V $C$ C Supply Current |  | - | 2 | 10 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level (All Inputs) |  | -0.1 | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level (All Inputs Except $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ ) |  | 2.0 | - | $\mathrm{V}_{\mathrm{CC}+1}$ | V |
| IPP | $\mathrm{V}_{\mathrm{PP}}$ Supply Current | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{LL}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{PP}}$ | - | - | 30 | mA |

AC CHARACTERISTICS $\left(T_{A}=+25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}} 25 \mathrm{~V} \pm 1 \mathrm{~V}\right)$.

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Set-Up Time |  | 2 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{OES}}$ | $\overline{\text { OE Set-Up Time }}$ |  | 2 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Set-Up Time |  | 2 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time |  | 0 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{OEH}}$ | $\overline{\mathrm{OE}}$ Hold Time |  | 2 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time |  | 2 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DF}}$ | Chip Enable to Output <br> Float Delay |  | 0 | - | 130 | ns |
| $\mathrm{t}_{\mathrm{DV}}$ | Data Valid from $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} ; \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | - | - | 1 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {PW }}$ | CE Pulse Width During <br> Programming |  | 45 | 50 | 55 | ms |
| $\mathrm{t}_{\text {PRT }}$ | $\overline{\mathrm{OE}}$ <br> During Programming |  | 50 | - | - | ns |
| $\mathrm{t}_{\mathrm{VR}}$ |  |  | $\mathrm{V}_{\text {PP }}$ Recovery Time |  |  | 2 |

Notes 1. VCC must be applied simultaneously or before Vpp and removed simultaneously or after Vpp. The ETC 2732 must not be inserted into or removed from a board with Vpp at $25 \pm 1 \mathrm{~V}$ to prevent damage to the device.
2. The maximum allowable voltage which may be applied to the Vpp pin during programming is 26 V . Care must be taken when switching the Vpp supply to prevent overshoot exceeding this 26 V maximum specification. A $0.1 \mu \mathrm{~F}$ capacitor is required across Vpp, Vcc to GND to suppress spurious voltage transients which may damage the device.

## SWITCHING TIME WAVEFORMS



ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| ETC2732Q-3 | 350 ns | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-24 |
| ETC2732Q | 450 ns | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-24 |
| ETC2732Q-45-V | 450 ns | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-24 |

## PACKAGE MECHANICAL DATA

## 24-PIN CERAMIC DIP BULL'S EYE



| Dim. | mm |  |  | inches |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  | 32.30 |  |  | 1.272 |
| B | 13.05 |  | 13.36 | 0.514 |  | 0.526 |
| C | 3.90 |  | 5.08 | 0.154 |  | 0.200 |
| D | 3.00 |  |  | 0.118 |  |  |
| D1(1) | 3.40 |  |  | 0.134 |  |  |
| E | 0.50 |  | 1.78 | 0.020 |  | 0.070 |
| e3 |  | 27.94 |  |  | 1.100 |  |
| F | 2.29 |  | 2.79 | 0.090 |  | 0.110 |
| G | 0.40 |  | 0.55 | 0.016 |  | 0.022 |
| I | 1.17 |  | 1.42 | 0.046 |  | 0.056 |
| I1 $1^{(1)}$ | 1.27 |  | 1.52 | 0.050 |  | 0.060 |
| L | 0.22 |  | 0.31 | 0.009 |  | 0.012 |
| M | 1.52 |  | 2.49 | 0.060 |  | 0.098 |
| N | 16.51 |  | 18.00 | 0.650 |  | 0.709 |
| P | 15.40 |  | 15.80 | 0.606 |  | 0.622 |
| Q |  |  | 5.71 |  |  | 0.225 |
| $\varnothing$ | 6.86 |  | 7.36 | 0.270 |  | 0.290 |

Note: 1. Optional see drawing

## 64K (8K $\times 8$ ) CMOS UV ERASABLE PROM

- FAST ACCESS TIME - $150 \mathrm{~ns}, 200 \mathrm{~ns}, 250 \mathrm{~ns}$, 300ns
- COMPATIBLE TO HIGH SPEED MICROPROCESSORS ZERO WAIT STATE
- 28-PIN JEDEC APPROVED PIN-OUT
- LOW POWER CONSUMPTION: ACTIVE 30mA MAX. STANDBY 1MA MAX.
- PROGRAMMING VOLTAGE: 12.5 V
- HIGH SPEED PROGRAMMING (< 1 minute)
- ELECTRONIC SIGNATURE
- ALSO PROPOSED IN PLASTIC PACKAGES (OTP)


## DESCRIPTION

The TS27C64A is a high speed 65,536 bit UV erasable and electrically reprogrammable EPROM ideally suited for applications where fast turnaround and pattern experimentation are important requirements.

The TS27C64A is packaged in a 28 pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device by following the programming procedure.

PIN NAMES

| $A 0-A 12$ | ADDRESS |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | CHIP ENABLE |
| $\overline{\mathrm{OE}}$ | OUTPUT ENABLE |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | OUTPUTS |
| $\overline{\mathrm{PGM}}$ | PROGRAM |
| NC | NON CONNECTED |



## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS( ${ }^{(1)}$

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{amb}}$ | Operating temperature range TS27C64ACQ TS27C64AVQ | $\begin{gathered} T_{L} \text { to } T_{H} \\ 0 \text { to }+70 \\ -40 \text { to }+85 \\ \hline \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{PP}}{ }^{(2)}$ | Supply voltage | -0.6 to +14 | V |
| $\mathrm{V}_{\mathrm{in}}{ }^{(2)}$ | Input voltages A9 <br> Except $V_{P P}$, A9 | $\begin{aligned} & -0.6 \text { to }+13.5 \\ & -0.6 \text { to }+6.25 \end{aligned}$ | V |
| $\mathrm{P}_{\mathrm{D}}$ | Max power dissipation | 1.5 | W |
|  | Lead temperature (Soldering: 10 seconds) | +300 | ${ }^{\circ} \mathrm{C}$ |

Notes: 1. "Maximum ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating temperature range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical characteristics" provides conditions for actual device operation.
2. With respect to GND

## OPERATING MODES

| $\qquad$ | $\begin{aligned} & \overline{C E} \\ & (20) \end{aligned}$ | $\begin{aligned} & \overline{\mathrm{OE}} \\ & \text { (22) } \end{aligned}$ | $\begin{gathered} \text { A9 } \\ \text { (24) } \end{gathered}$ | $\begin{aligned} & \overline{\text { PGM }} \\ & \text { (27) } \end{aligned}$ | $V_{\text {PP }}$ <br> (1) | $\begin{aligned} & \hline V_{c c} \\ & (28) \\ & \hline \end{aligned}$ | $\begin{gathered} \text { OUTPUTS } \\ \text { (11-13 15-19) } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | Dout |
| OUTPUT DISABLE | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | Hi-Z |
| STANDBY | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | Hi-Z |
| HIGH SPEED PROGRAMMING | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{pP}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | $\mathrm{D}_{\text {IN }}$ |
| PROGRAM VERIFY | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | X | $\mathrm{V}_{\mathrm{HH}}$ | $V_{P P}$ | $\mathrm{V}_{\text {cc }}$ | Dout |
| PROGRAM INHIBIT | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{cc}}$ | Hi-Z |
| ELECTRONIC SIGNATURE(3) | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{H}^{(2)}}$ | $\mathrm{V}_{\mathrm{HH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{C C}$ | CODE |

Notes: 1. $X$ can be either $V_{I L}$ or $V_{1 H}-2 . V_{H}=12.0 \mathrm{~V}_{ \pm} \pm 0.5 \mathrm{~V}$
3. All address lines at $V_{I L}$ except $A 9$ and $A 0$ that is toggled from $V_{I L}$ (manufacturer code: 9B) to $V_{I H}$ (type code: 08).

## READ OPERATION

DC CHARACTERISTICS ( $T_{a m b}=T_{L}$ to $T_{H}, V_{C C}=5 \mathrm{~V} \pm 10 \%, V_{S S}=0 \mathrm{~V}$; Unless otherwise specified)(5)

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. ${ }^{(1)}$ | Max. |  |
| lıI | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{V}_{\mathrm{SS}}, \\ & \mathrm{CE}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $V_{\text {PP }}$ | Vpp Read Voltage |  | $\mathrm{V}_{\mathrm{CC}}-0.7$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=0 \mu \mathrm{~A} \end{aligned}$ |  |  | $\begin{gathered} 0.45 \\ 0.1 \\ \hline \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=0 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} 2.4 \\ v_{C C}-0.1 \\ \hline \end{gathered}$ |  |  | V |
| ICC2 | $\mathrm{V}_{\mathrm{CC}}$ Supply Active Current TTL Levels | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}, \text { Inputs }=\mathrm{V}_{\mathrm{IH}} \text { or } \\ & \mathrm{V}_{\mathrm{IL}}, \mathrm{f}=5 \mathrm{MHz}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 30 | mA |
| ICCSB1 | VCC Supply Standby Current | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.5 | 1 | mA |
| ICCSB2 | $\mathrm{V}_{\text {CC }}$ Supply Standby Current | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}$ |  | 10 | 100 | $\mu \mathrm{A}$ |
| IPP1 | VPP Read Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |

Note: 1. Typical conditions are for operation at: $T_{a m b}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$, and $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$
AC CHARACTERISTICS ${ }^{(1)}\left(T_{a m b}=T_{L} \text { to } T_{H}\right)^{(5)}$

| Symbol | Parameter | Test Conditions | $\begin{gathered} \text { 27C64A } \\ -15 \end{gathered}$ |  | $\begin{gathered} \text { 27C64A } \\ -20 \end{gathered}$ |  | $\begin{gathered} 27 C 64 A \\ -25 \end{gathered}$ |  | $\begin{gathered} 27 C 64 A \\ -30 \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 150 |  | 200 |  | 250 |  | 300 | ns |
| $\mathrm{t}_{\text {CE }}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 150 |  | 200 |  | 250 |  | 300 | ns |
| toe | Output Enable to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 75 |  | 80 |  | 100 |  | 120 | ns |
| $t_{\text {DF }}(2,4)$ | $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ High to output float |  | 0 | 50 | 0 | 50 | 0 | 60 | 0 | 105 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from $\qquad$ addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ whichever occured first | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

CAPACITANCE $\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 3)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ |  | 4 | 6 | pF |
| $\mathrm{C}_{\text {out }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=\mathrm{OV}$ |  | 8 | 12 | pF |

Notes: 1. $V_{C C}$ must be applied at the same time or before $V_{P P}$ and removed after or at the same time as $V_{P P} \cdot V_{P P}$ may be connected to $V_{C C}$ except during program.
2. The tDF compare level is determined as follows:

High to THREE-STATE, the measured $\mathrm{VOH}_{\mathrm{OH}}(\mathrm{DC})-0.1 \mathrm{~V}$
Low to THREE-STATE the measured $\mathrm{VOL}_{\mathrm{OL}}(\mathrm{DC})+0.1 \mathrm{~V}$.
3. Capacitance is guaranteed By periodic testing. $T_{a m b}=+25^{\circ} \mathrm{C}, f=1 \mathrm{MHz}$.
4. $T_{D F}$, is specified from $\overline{O E}$ or $C E$ whichever occurs first. This parameter is only sampled and not $100 \%$ tested.
5. All parameters are specified at $V_{C C}=5 \mathrm{~V} \pm 5 \%$ for 27C64-15X, 27C64-20X, 27C64-25X and 27C64-30X.

## AC TEST CONDITIONS

## Output Load: $\quad 1$ TTL gate and $C L=100 \mathrm{pF}$ <br> Input Rise and Fall Times $\leq 20 \mathrm{~ns}$ Input pulse levels: $\quad 0.45 \mathrm{~V}$ to 2.4 V <br> Timing Measurement Reference Level <br> Inputs, Outputs <br> 0.8 V and 2 V

## AC TESTING INPUT/OUTPUT WAVEFORM



AC TESTING LOAD CIRCUIT


AC WAVEFORMS


## Notes:

1. Typical values are for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and nominal supply voltage
2. This parameter is only sampled and not $100 \%$ tested.
3. $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge $\overline{C E}$ without impact on $t_{A C C}$
4. tDFis specified form $\overline{O E}$ or $C E$ whichever occurs first.

## DEVICE OPERATION

The seven modes of operation of the TS27C64A are listed in the Operating Modes table. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for $\mathrm{V}_{\mathrm{pp}}$.

## READ MODE

The TS27C64A has two control functions, both of wich must be logically active in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from CE ( ${ }^{\mathrm{t}} \mathrm{CE}$ ). Data is available at the outputs after a delay of toE from the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $\mathrm{t}_{\mathrm{ACC}}-\mathrm{tOE}$.

## STANDBY MODE

The TS27C64A has a standby mode which reduces the maximum power dissipation to 5.5 mW . The TS27C64A is placed in the standby mode by applying a TTL high signal to the CE input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\mathrm{OE}}$ input.

## OUTPUT OR-TYING

Because EPROMs are usually used in larger memory arrays, we have provided two control lines which accomodate this multiple memory connection. The two control lines allow for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.
To use these control lines most eficiently, $\overline{\mathrm{CE}}$ (pin 20) should be decoded and used as the primary device selecting function, while OE (pin 22) should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## PROGRAMMING MODES

Caution: Exceeding 14 V on pin $1\left(V_{p p}\right)$ will damage the TS27C64A.
Initially, and after each erasure, all bits of the TS27C64A are in the " 1 " state. Data is introduced by selectively programming " $0 s$ "' into the desired bit locations. Although only " $0 s$ " will be programmed, both " 1 s " and " $0 s$ " can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.

The TS27C64A is in the programming mode when the $\mathrm{V}_{\mathrm{pp}}$ input is at 12.5 V and CE and PGM are both at TTL Low. It is required that a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\mathrm{V}_{\mathrm{pp}}, \mathrm{V}_{\mathrm{cc}}$ and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
Programming of multiple TS27C64As in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel TS27C64As may be connected together when they are programmed with the same data. A low level TTL pulse applied to the PGM input programs the paralleled TS27C64As.

## HIGH SPEED PROGRAMMING

The high speed programming algorithm described in the flow chart rapidly programs TS27C64A using an efficient and reliable method particularly suited to the production programming environment. Typical programming times for individual devices are on the order of 1 minute.

## PROGRAM INHIBIT

Programming of multiple TS27C64As in parallel with different data is also easily accomplished by using the program inhibit mode. A high level on CE or PGM inputs inhibits the other TS27C64As from being programmed. Except for $\overline{C E}$, all like inputs (including OE) of the parallel TS27C64As may be common. A TTL low-level pulse applied to a TS27C64A $\overline{C E}$ and $\overline{\mathrm{PGM}}$ inputs with $\mathrm{V}_{\mathrm{pp}}$ at 12.5 V will program that TS27C64A.

## PROGRAM VERIFY

A verify may be performed on the programmed bits to determine that they were correctly programmed. The verify is performed with $\overline{C E}$ and $\overline{\mathrm{OE}}$ at $\mathrm{V}_{\mathrm{IL}}$, PGM at $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{pp}}$ at 12.5 V .

## ELECTRONIC SIGNATURE MODE

Electronic signature mode allows the reading out of a binary code that will indentify the EPROM manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ ambient temperature range that is required when programming the TS27C64A. To activate this mode the programming equipment must force 11.5 V to 12.5 V on address line A9 (pin 24) of the TS27C64A. Two bytes may then be sequenced from the device outputs by toggling address line AO (pin 10) from VIL to $\mathrm{V}_{\text {IH }}$. All other address lines must be held at $\mathrm{V}_{\text {IL }}$ during electonic signature mode.

## ERASING

The TS27C64A is erased by exposure to high intensity ultraviolet light through the transparent window. This exposure discharges the floating gate to its initial state through induced photo current. It is recommended that the TS27C64A be kept out of direct sunlight. The UV content of sunlight may cause a partial erasure of some bits in a relatively short period of time. Direct sunlight can also cause temporary functional failure. Extended exposure to room level fluorescent lighting will also cause erasure. An opaque coating (paint, tape, label, etc.) should be placed over the package window if this product is to be operated under these lighting conditions. Coverting the window also reduces ICC due to photodiode currents. An ultraviolet source of 2537A yielding a total integrated dosage of 15 watt-
seconds $/ \mathrm{cm}^{2}$ is required. This will erase the part in approximately 15 to 20 minutes if a UV lamp with a $12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ power rating is used. The TS27C64A to be erased should be placed 1 inch from the lamp and no filters should be used.
An erasure system should be calibrated periodically. The disance from lamp to unit should be maintained at 1 inch. The erasure time is increased by the square of the distance (if the distance is doubled the erasure time goes up by a factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance, or the lamp is aged, the system should be checked to make certain full erasure is occuring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and system designs have ben erroneously suspected when incomplete erasure was the basic problem.

PROGRAMMING OPERATIONS ${ }^{(1)}\left(\mathrm{T}_{\mathrm{amb}}=25 \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}\right)$
DC AND OPERATING CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| 1 | Input Current (all inputs) | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level (all inputs) |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage during verify | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage during verify | $\mathrm{IOH}^{2}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| ${ }^{\text {CCO }}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply current (Program \& Verify) |  |  |  | 30 | mA |
| IPP2 | VPP supply current (Program) | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}=\overline{\mathrm{PGM}}$ |  |  | 30 | mA |

## AC CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $t_{\text {AS }}$ | Address Set-up Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| toes | $\overline{\text { OE Set-up Time }}$ |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DS }}$ | Data Set-up Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {DFP }}$ | Output enable to output float delay |  | 0 |  | 130 | ns |
| tVPS | $V_{\text {PP }}$ set-up time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tvcs | $V_{\text {CC }}$ set-up time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tpw | $\overline{\text { PGM initial program pulse width }}$ |  | 0.95 | 1.0 | 1.05 | ms |
| $\mathrm{tOPW}^{(2)}$ | $\overline{\text { PGM }}$ overprogram pulse width |  | 2.85 |  | 78.75 | ms |
| tCES | $\overline{C E}$ set-up time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{OE}}$ | Data valid from $\overline{\mathrm{OE}}$ |  |  |  | 150 | ns |

Notes: 1. $\mathrm{V}_{\mathrm{CC}}$ must be applied simultaneously or before $\mathrm{V}_{\mathrm{PP}}$ and removed simultaneously or after $\mathrm{V}_{\mathrm{PP}}$.
2. $t_{\text {OPW }}$ is defined in flow chart.

## AC TEST CONDITIONS

Input rise and fall times ( $10 \%$ to $90 \%$ ) $\leq 20 \mathrm{~ns}$ Input pulse levels 0.45 V to 2.4 V

Input timing reference level 0.8 V and 2.0 V

Output timing reference level

HIGH SPEED PROGRAMMING WAVEFORMS


Notes: 1. The input timing reference level is 0.8 V for $\mathrm{V}_{\mathrm{IL}}$ and 2.0 V for $\mathrm{V}_{\mathrm{IH}}$.
2. TOE and tDFP are characteristics of the device but must be be accommodated by the programmer.
3. When programming the TS27C64A, a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}$ and ground to suppress spurious voltage transiens which can damage the device.

HIGH SPEED PROGRAMMING FLOW CHART


## ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :---: | :---: | :---: | :---: | :---: |
| TS27C64A-15XCQ | 150ns | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-20XCQ | 200ns | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-25XCQ | 250ns | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-30XCQ | 300ns | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-15CQ | 150 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-20CQ | 200 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-25CQ | 250 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-30CQ | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-15VQ | 150 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-20VQ | 200 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-25VQ | 250 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-30VQ | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |

## PACKAGE MECHANICAL DATA

28-PIN CERAMIC DIP BULL'S EYE


## 256K (32K $\times 8$ ) CMOS UV ERASABLE PROM

- FAST ACCESS TIME: 150ns, 170ns, 200ns, 250ns, 300ns.
- COMPATIBLE TO HIGH SPEED MICROPROCESSORS ZERO WAIT STATE
- 28-PIN JEDEC APPROVED PIN-OUT
- LOW POWER CONSUMPTION:

ACTIVE 30 mA MAX
STANDBY 1mA MAX

- PROGRAMMING VOLTAGE 12.5 V
- HIGH SPEED PROGRAMMING
- ELECTRONIC SIGNATURE
- WILL BE PROPOSED IN PLASTIC PACKAGE (OTP)


## DESCRIPTION

The TS27C256 is a high speed 262, 144 bit UV erasable and electrically reprogrammable EPROM ideally suited for applications where fast turnaround and pattern experimentation are important requirements.
The TS27C256 is packaged in a 28 -pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device by following the programming procedure.

## PIN NAMES

| $A 0-A 14$ | ADDRESS |
| :--- | :--- |
| $\overline{C E}$ | CHIP ENABLE |
| $\overline{O E}$ | OUTPUT ENABLE |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | OUTPUTS |




## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{T}_{\mathrm{amb}}$ | $\begin{array}{c}\text { Operating temperature range } \\ \text { TS27C256CQ }\end{array}$ | $\begin{array}{c}\mathrm{T}_{\mathrm{L}} \text { to } \mathrm{T}_{\mathrm{H}} \\ 0 \text { to }+70 \\ \text { TS27C256VQ }\end{array}$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range | -40 to +85 |  |$]$

Notes: 1. "Maximum ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating temperature range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical characteristics" provides conditions for actual device operation.
2. With respect to GND

OPERATING MODES

| MODE PINS | $\begin{aligned} & \overline{\mathbf{C E}} \\ & \text { (20) } \end{aligned}$ | $\begin{aligned} & \overline{\mathrm{OE}} \\ & \text { (22) } \end{aligned}$ | $\begin{aligned} & \text { A9 } \\ & \text { (24) } \end{aligned}$ | $\begin{gathered} \mathbf{V}_{\mathrm{pp}} \\ \text { (1) } \end{gathered}$ | $\begin{aligned} & \mathrm{Vcc} \\ & \text { (28) } \end{aligned}$ | $\begin{gathered} \text { OUTPUTS } \\ \text { (11-13 15-19) } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | X | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{cc}}$ | Dout |
| OUTPUT DISABLE | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | Hi-Z |
| STANDBY | $\mathrm{V}_{\text {IH }}$ | X | X | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | Hi-Z |
| HIGH SPEED PROGRAMMING | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{D}_{\text {IN }}$ |
| PROGRAM VERIFY | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | X | $V_{\text {PP }}$ | $\mathrm{V}_{\mathrm{cc}}$ | Dout |
| PROGRAM INHIBIT | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IH }}$ | X | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {cc }}$ | Hi-Z |
| ELECTRONIC SIGNATURE(3) | $\mathrm{V}_{\mathrm{lL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{H}}{ }^{(2)}$ | $V_{C C}$ | $\mathrm{V}_{\mathrm{CC}}$ | CODE |

Notes: 1 - $X$ can be either $V_{I L}$ or $V_{I H}-2-V_{H}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
3 - All address lines at $V_{I L}$ except $A 9$ and $A 0$ that is toggled from $V_{I L}$ (manufacturer code: $9 B$ ) to $V_{I H}$ (type code: 04).

## READ OPERATION

DC CHARACTERISTICS ( $T_{a m b}=T_{L}$ to $T_{H}, V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}$; Unless otherwise specified) ${ }^{(5)}$

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. ${ }^{(1)}$ | Max. |  |
| $\mathrm{ILI}^{\text {l }}$ | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{V}_{\mathrm{SS}}, \\ & \mathrm{CE}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $V_{\text {PP }}$ | VPp Read Voltage |  | $\mathrm{V}_{\mathrm{CC}}-0.7$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=0 \mu \mathrm{~A} \end{aligned}$ |  |  | $\begin{gathered} 0.45 \\ 0.1 \\ \hline \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=0 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} 2.4 \\ v_{C C}-0.1 \\ \hline \end{gathered}$ |  |  | V |
| ICC2 | $\mathrm{V}_{\mathrm{CC}}$ Supply Active Current TTL Levels | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$, Inputs $=\mathrm{V}_{\mathrm{IH}}$ or $V_{I L}, f=5 \mathrm{MHz}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA}$ |  | 10 | 30 | mA |
| $\mathrm{I}^{\text {ccsB1 }}$ | $\mathrm{V}_{\text {CC }}$ Supply Standby Current | $\overline{V_{1 H}}$ or $\mathrm{V}_{\mathrm{IL}}$ |  | 0.05 | 1 | mA |
| ICCsB2 | $\mathrm{V}_{\text {CC }}$ Supply Standby Current | $\overline{V_{C C}}-0.1 \mathrm{~V}$ or $V_{S S}+0.1 \mathrm{~V}$ |  | 1 | 10 | $\mu \mathrm{A}$ |
| lpP1 | VPp Read Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |

Note: 1. Typical conditions are for operation at: $\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$, and $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$
AC CHARACTERISTICS ${ }^{(1)}\left(T_{a m b}=T_{L}\right.$ to $\left.T_{H}\right){ }^{(5)}$

| Symbol | Parameter | Test Conditions | $\begin{array}{\|c\|} \hline 27 \mathrm{C} 256 \\ -15 \end{array}$ |  | $\begin{array}{\|c\|} \hline 27 \mathrm{C} 256 \\ -17 \end{array}$ |  | $\begin{array}{\|c\|} \hline 27 \mathrm{C} 256 \\ -20 \end{array}$ |  | $\begin{array}{\|c} 27 \mathrm{C} 256 \\ -25 \end{array}$ |  | $\begin{array}{\|c\|} \hline 27 \mathrm{C} 256 \\ -30 \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}$ |  | 150 |  | 170 |  | 200 |  | 250 |  | 300 | ns |
| ${ }_{\text {t }}$ CE | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}$ |  | 150 |  | 170 |  | 200 |  | 250 | 300 | ns |  |
| toe | Output Enable to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 75 |  | 75 |  | 75 |  | 100 |  | 120 | ns |
| $t_{\text {DF }}{ }^{(2,4)}$ | $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ High to output float |  | 0 | 50 | 0 | 50 | 0 | 55 | 0 | 60 | 0 | 75 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from $\qquad$ addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ whichever occured first | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |

CAPACITANCE $\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 3)

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ |  | 4 | 6 | pF |
| $\mathrm{C}_{\text {out }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ |  | 8 | 12 | pF |

Notes: 1. $V_{C C}$ must be applied at the same time or before $V_{P P}$ and removed after or at the same time as $V_{P P} \cdot V_{P P}$ may be connected to $V_{C C}$ except during program.
2. The tDF compare level is determined as follows:

High to THREE-STATE, the measured $\mathrm{VOH}_{\mathrm{OH}}(\mathrm{DC})-0.1 \mathrm{~V}$
Low to THREE-STATE the measured $\mathrm{V}_{\mathrm{OL}}(\mathrm{DC})+0.1 \mathrm{~V}$.
3. Capacitance is guaranteed By periodic testing. $T_{a m b}=+25^{\circ} \mathrm{C}, f=1 \mathrm{MHz}$.
4. $T_{D F}$, is specified from $\overline{O E}$ or CE whichever occurs first. This parameter is only sampled and not $100 \%$ tested.
5. All parameters are specified at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ for $27 \mathrm{C} 256-15 \mathrm{X}, 27 \mathrm{C} 256-17 \mathrm{X}, 27 \mathrm{C} 256-20 \mathrm{X}, 27 \mathrm{C} 256-25 \mathrm{X}$ and $27 \mathrm{C} 256-30 \mathrm{X}$.

SGS-THOMSON
MOCROELECTRONUCS

## AC TEST CONDITIONS

Output Load: $\quad 1$ TTL gate and $C L=100 \mathrm{pF}$ Input Rise and Fall Times $\leq 20 \mathrm{~ns}$ Input pulse levels: $\quad 0.45 \mathrm{~V}$ to 2.4 V
Timing Measurement Reference Level Inputs, Outputs 0.8 V and 2 V

AC TESTING INPUT/OUTPUT WAVEFORM


AC TESTING LOAD CIRCUIT


AC WAVEFORMS


Notes:

1. Typical values are for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and nominal supply voltage
2. This parameter is only sampled and not $100 \%$ tested.
3. $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge $\overline{C E}$ without impact on $t_{A C C}$
4. tDFis specified form OE or CE whichever occurs first.

## DEVICE OPERATION

The seven modes of operation of the TS27C256 are listed in the Operating Modes table. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for $V_{p p}$.

## READ MODE

The TS27C256 has two control functions, both of wich must be logically active in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\overline{C E}$ to Output (tcE). Data is available at the outputs after a delay of toe from the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{A C C}-t_{O E}$.

## STANDBY MODE

The TS27C256 has a standby mode which reduces the maximum power dissipation to 5.5 mW . The TS27C256 is placed in the standby mode by applying a TTL high signal to the $\overline{C E}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## OUTPUT OR-TYING

Because EPROMs are usually used in larger memory arrays, we have provided two control lines which accomodate this multiple memory connection. The two control lines allow for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.
To use these control lines most efficiently, $\overline{\mathrm{CE}}$ (pin 20) should be decoded and used as the primary device selecting function, while $\overline{O E}$ (pin 22) should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## PROGRAMMING MODES

Caution: Exceeding 14 V on pin $1\left(V_{p p}\right)$ will damage the TS27C256.
Initially, and after each erasure, all bits of the TS27C256 are in the " 1 " state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only " $0 s$ " will be programmed, both " 1 s " and " 0 s " can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.

The TS27C256 is in the programming mode when the $\mathrm{V}_{\mathrm{pp}}$ input is at 12.5 V and $\overline{\mathrm{CE}}$ is at TTL Low. It is required that a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\mathrm{V}_{\mathrm{pp}}, \mathrm{V}_{\mathrm{cc}}$ and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
Programming of multiple TS27C256s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel TS27C256s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the CE input programs the paralleled TS27C256s.

## HIGH SPEED PROGAMMING

The high speed programming algorithm described in the flow chart rapidly programs TS27C256 using an efficient and reliable method particularly suited to the production programming environment. Typical programming times for individual devices are on the order of 5 minutes.

## PROGRAM INHIBIT

Programming of multiple TS27C256s in parallel with different data is also easily accomplished by using the program inhibit mode. A high level on CE input inhibits the other TS27C256s from being programmed. Except for CE, all like inputs (including OE) of the parallel TS27C256s may be common. A TTL low-level pulse applied to a TS27C256 CE input with $\mathrm{V}_{\mathrm{pp}}$ at 12.5 V will program that TS27C256.

## PROGRAM VERIFY

A verify may be performed on the programmed bits to determine that they were correctly programmed. The verify is performed with $\overline{\mathrm{OE}}$ at $\mathrm{V}_{\mathrm{IL}}, \mathrm{CE}$ at $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{pp}}$ at 12.5 V .

## ELECTRONIC SIGNATURE MODE

Electronic signature mode allows the reading out of a binary code that will indentify the EPROM manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ ambient temperature range that is required when programming the TS27C256. To activate this mode the programming equipment must force 11.5 V to 12.5 V on address line A9 (pin 24) of the TS27C256. Two bytes may then be sequenced from the device outputs by toggling address line A0 (pin 10) from VIL to $\mathrm{V}_{\mathrm{IH}}$. All other address lines must be held at $\mathrm{V}_{\mathrm{IL}}$ during electonic signature mode.

## ERASING

The TS27C256 is erased by exposure to high intensity ultraviolet light through the transparent window. This exposure discharges the floating gate to its initial state through induced photo current. It is recommended that the TS27C256 be kept out of direct sunlight. The UV content of sunlight may cause a partial erasure of some bits in a relatively short period of time. Direct sunlight can also cause temporary functional failure. Extended exposure to room level fluorescent lighting will also cause erasure. An opaque coating (paint, tape, label, etc.) should be placed over the package window if this product is to be operated under these lighting conditions. Covering the window also reduces ICC due to photodiode currents.
An ultraviolet source of 2537A yielding a total integrated dosage of 15 watt-seconds $/ \mathrm{cm}^{2}$ is requi-
red. This will erase the part in approximately 15 to 20 minutes if a UV lamp with a $12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ power rating is used. The TS27C256 to be erased should be placed 1 inch from the lamp and no filters should be used.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at 1 inch . The erasure time is increased by the square of the distance (if the distance is doubled the erasure time goes up by a factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance is changed, or the lamp is aged, the system should be checked to make certain full erasure is occuring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and system designs have been erroneously suspected when incomplete erasure was the basic problem.

PROGRAMMING OPERATIONS ${ }^{(1)}\left(\mathrm{T}_{\mathrm{amb}}=25 \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}\right)$
DC AND OPERATING CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $1 /$ | Input Current (all inputs) | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level (all inputs) |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage during verify | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage during verify | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| ICC3 | $\mathrm{V}_{C C}$ Supply current (Program \& Verify) |  |  |  | 30 | mA |
| IPP2 | $\mathrm{V}_{\mathrm{PP}}$ supply current (Program) | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 30 | mA |

## AC CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $t_{\text {AS }}$ | Address Set-up Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| toes | $\overline{\text { OE Set-up Time }}$ |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DS }}$ | Data Set-up Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| tDFP | Output enable to output float delay |  | 0 |  | 130 | ns |
| tVPS | $\mathrm{V}_{\text {PP }}$ set-up time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tvcs | $V_{\text {CC }}$ set-up time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tpw | $\overline{\text { PGM }}$ initial program pulse width |  | 0.95 | 1.0 | 1.05 | ms |
| $\mathrm{t}_{\text {OPW }}{ }^{(2)}$ | $\overline{\text { PGM }}$ overprogram pulse width |  | 2.85 |  | 78.75 | ms |
| toe | Data valid from $\overline{\mathrm{OE}}$ |  |  |  | 150 | ns |

Notes: 1. $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$.
2. topW is defined in flow chart.

## AC TEST CONDITIONS

Input rise and fall times ( $10 \%$ to $90 \%$ ) $\leq 20 \mathrm{~ns}$
Input pulse levels $\quad 0.45 \mathrm{~V}$ to 2.4 V Input timing reference level $\quad 0.8 \mathrm{~V}$ and 2.0 V Output timing reference level 0.8 V and 2.0 V

## HIGH SPEED PROGRAMMING WAVEFORMS



1. The input timing reference level is 0.8 for $\mathrm{V}_{\mathrm{IL}}$ and 2.0 V for $\mathrm{V}_{\mathrm{IH}}$
2. $t_{O E}$ and t DFP $^{2}$ are characteristics of the device but must be accommodate by the programmer.
3. When programming the TS 27 C 256 , a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}$ and ground to suppress spurious voltage transiens which can damage the device.

HIGH SPEED PROGRAMMING FLOW CHART


ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :---: | :---: | :---: | :---: | :---: |
| TS27C256-15XCQ | 150 ns | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C256-17XCQ | 170 ns | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C256-20XCQ | 200 ns | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C256-25XCQ | 250 ns | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C256-30XCQ | 300 ns | $5 \mathrm{~V} \pm 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C256-17CQ | 170 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C256-20CQ | 200 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C256-25CQ | 250 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C256-30CQ | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C256-15VQ | 150 ns | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C256-17VQ | 170 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C256-20VQ | 200 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C256-25VQ | 250 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C256-30VQ | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |

## PACKAGE MECHANICAL DATA

## 28-PIN CERAMIC DIP BULL'S EYE





$$
\begin{array}{lll}
4 & \text { ? }
\end{array}
$$

SGS-THOMSON
KMCROELECTRONICS
ST27C1001

## 1024K (128K×8) CMOS UV ERASABLE PROM

## - 8 BITS OUTPUTS

- FAST ACCESS TIME 120ns.
- LOW "CMOS" CONSUMPTION 50mA (MAX.)
- PROGRAMMING VOLTAGE 12.5 V
- ELECTRONIC SIGNATURE FOR AUTOMATED PROGRAMMING
- PROGRAMMING TIMES IN THE 20 SECONDS RANGE.


## DESCRIPTION

The ST27C1001 is a high speed 1 Mbit UV erasable and electrically programmable EPROM ideally suited for 8 -bit microprocessors systems requiring large programs.
It is organized as 131072 words by 8 bits, and packaged in a 32 pins Ceramic DIP Bull's eye package.
ST will also introduce the following versions based on the same architecture but with different configurations. They are:

- ST27C1011 is a page addressed 1024 K ( $8 \times 16 \mathrm{~K} \times 8$ ) device, packaged in a 28 pin DIP for easy replacement of 64 K and 128 K standard EPROM versions.
- ST87C1011 is the same device as the ST27C1011 with latched addresses for design optimization in multiplexed bus environment.
- ST27C1000 is organized as $128 \mathrm{~K} \times 8$ bits with a ROM compatible pinout.
- ST87C1000 is the same device as the ST27C1000 with latched addresses for design optimization in multiplexed bus environment.

PIN NAMES

| AO-A16 | ADDRESS INPUT |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | CHIP ENABLE INPUT |
| $\overline{\mathrm{OE}}$ | OUTPUT ENABLE |
| $\overline{\mathrm{PGM}}$ | PROGRAM |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | DATA INPUT/OUTPUT |
| NC | NON CONNECTED |




## BLOCK DIAGRAM



## 1024K (64K $\times 16$ ) CMOS UV ERASABLE PROM

- FAST ACCESS TIME:

120ns MAX M27C1024-12XF1/M27C1024-12F1 150ns MAX M27C1024-15XF1/M27C1024-15F1/ M27C1024-15XF6
200ns MAX M27C1024-20XF1/M27C1024-20F1/ M27C1024-20XF6
250ns MAX M27C1024-25XF1/M27C1024-25F1/ M27C1024-25XF6

- 0 TO $+70^{\circ} \mathrm{C}$ STANDARD TEMPERATURE RANGE
- SINGLE +5V POWER SUPPLY
- LOW STANDBY CURRENT (1mA MAX)
- TTL PROGRAMMING
- VERY FAST AND RELIABLE PROGRAMMING ALGORITHM
- ELECTRONIC SIGNATURE


## DESCRIPTION

The M27C1024 is a $1,048,576$-bit ultraviolet erasable and electrically programmable read only memory (EPROM). It is organized as 65,536 words by 16 bits and manufactured using SGS-THOMSON' CMOSE4 process. The M27C1024 with its single +5 V power supply and with an access time of 120 ns , is ideal for use in 16 bit microprocessor system allowing full speed operation without WAIT states. In high performance CPU's ( 10 MHz ), the M27C1024 has an important feature which is to separate the output control, Output Enable ( $\overline{O E}$ ) from the Chip Enable control (CE). The OE control eliminates bus contention in multiple bus microprocessor systems. The M27C1024 also features a standby mode which reduces the power dissipation without increasing access time. The active current is 50 mA whi$l e$ the maximum standby current is only 1 mA . The standby mode is achieved by applying a TTL-high signal to the CE input. The M27C1024 enables implementation of new, advanced systems with firmware intensive architectures.
The combination of the M27C1024s high density, and new advanced microprocessors having megabit addressing capability provides designers with opportunities to engineer user-friendly, high reliability, high-performance systems. The M27C1024 large storage capability enables it to function as a high density software carrier. The M27C1024 has an "Electronic Signature" that allows programmers to automatically identify device type and pinout.

PRELIMINARY DATA


DIP-40 (Ceramic Bull's Eye)
(Ordering Information at the end of the datasheet)


## PIN NAMES

| A0-A15 | ADDRESS INPUT |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | CHIP ENABLE INPUT |
| $\overline{\mathrm{OE}}$ | OUTPUT ENABLE |
| $\overline{\text { PGM }}$ | PROGRAM |
| O0-O15 | DATA INPUT/OUTPUT |
| NC | NON CONNECTED |

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{1}$ | All Input or Output voltages with respect to ground | +6.5 to -0.6 | V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Supply voltage with respect to ground | +14 to -0.6 | V |
| $\mathrm{~T}_{\mathrm{amb}}$ | Ambient temperature under bias /F1 |  |  |
|  |  | $/ \mathrm{F} 6$ | -10 to +80 |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range | -50 to +95 | ${ }^{\circ} \mathrm{C}$ |
|  | Voltage on pin 31 with respect to ground | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING MODES

| PINS <br> MODE | $\overline{C E}$ <br> (2) | $\overline{\mathrm{OE}}$ (20) | $\begin{gathered} \text { A9 } \\ \text { (31) } \end{gathered}$ | $\begin{aligned} & \overline{\text { PGM }} \\ & \text { (39) } \end{aligned}$ | $\begin{aligned} & V_{P P} \\ & (1) \end{aligned}$ | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ | L | L | X | H | $\mathrm{V}_{\mathrm{cc}}$ | Dout |
| OUTPUT DISABLE | L | H | X | H | $\mathrm{V}_{\mathrm{CC}}$ | HIGH Z |
| STANDBY | H | X | X | X | $\mathrm{V}_{\mathrm{CC}}$ | HIGH Z |
| PROGRAM | L | X | X | L | $\mathrm{V}_{\mathrm{PP}}$ | Din |
| PROGRAM VERIFY | L | L | X | H | $\mathrm{V}_{\mathrm{PP}}$ | Dout |
| PROGRAM INHIBIT | H | X | X | X | $\mathrm{V}_{\mathrm{PP}}$ | HIGH Z |
| ELECTRONIC SIGNATURE | L | L | $\mathrm{V}_{\mathrm{H}}$ | H | $\mathrm{V}_{\mathrm{CC}}$ | CODE |

NOTE: $X=$ DON'T CARE; $\quad V_{H}=12 V \pm 0.5 \mathrm{~V} ; \quad H=H I G H ; \quad L=L O W$

READ OPERATION
DC AND AC CONDITIONS

| Selection Code | $-12 X F 1 /-15 X F 1$ <br> $-20 X F 1 /-25 X F 1$ | $-12 F 1 /-15 F 1$ <br> $-20 F 1 /-25 F 1$ | $-15 X F 6 /-20 X F 6$ <br> $-25 X F 6$ |
| :--- | :---: | :---: | :---: |
| Operating Temperature Range | 0 to $70^{\circ} \mathrm{C}$ | 0 to $70^{\circ} \mathrm{C}$ | -40 to $85^{\circ} \mathrm{C}$ |
| $V_{C C}$ Power Supply $(1,2)$ | $5 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V} \pm 10 \%$ | $5 \mathrm{~V} \pm 5 \%$ |
| $\mathrm{~V}_{P P}$ Voltage $(2)$ | $\mathrm{V}_{P P}=\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |

DC AND OPERATING CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. (2) | Max. |  |
| lıI | Input Load Current | $\mathrm{V}_{1 \mathrm{~N}}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ICC1 | $V_{\text {CC }}$ Current Standby | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  |  | 1 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | VCC Current Active | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} @ \mathrm{f}=8 \mathrm{MHz}$ |  | 20 | 50 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 |  | +0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\text {CC }}+0.5$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |

## AC CHARACTERISTICS

| Symbol | Parameter | $V_{c c} \pm 10 \%$ | 27C1024-12/ |  | 27C1024-15/ |  | 27C1024-20/ |  | 27C1024-25/ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{cc}} \pm 5 \%$ | 27C1024-12X |  | 27C1024-15X |  | 27C1024-20X |  | 27C1024-25X |  |  |
|  |  | Test Condition | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| $t_{C E}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{O E}=V_{\text {IL }}$ |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| toe | $\overline{\text { OE }}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 60 |  | 60 |  | 75 |  | 75 | ns |
| ${ }^{t}{ }_{\text {DF }}(3)$ | $\overline{\text { OEHigh to Output Float }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 | 60 | 0 | 60 | 0 | 90 | 0 | 90 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Address $\overline{\text { CE }}$ or $\overline{O E}$ Whichever Occurred First | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

CAPACITANCE ${ }^{(4)}\left(\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right.$ )

| Symbol | Parameter | Test Conditions | Min. | Typ. (2) | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 4 | 6 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ |  | 8 | 12 | pF |

Notes: 1. $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$.
2. Typicai values are for $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
3. This parameter is only sampled and not $100 \%$ tested. Output Float is defined as the point where data is no longer driven-see timing diagram.
4. This parameter is only sampled and not $100 \%$ tested.

## AC TEST CONDITIONS

Output Load: 100pF + 1TTL Gate
Input Rise and Fall Times: $\leq 20$ ns
Input Pulse Levels: 0.45 to 2.4 V
Timing Measurement Reference Levels: Inputs 0.8 and 2 V Outputs 0.8 and 2 V

AC TESTING INPUT/OUTPUT WAVEFORM


AC TESTING LOAD CIRCUIT


AC WAVEFORMS


Notes: 1. Typical values are for $T_{a m b}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is only sampled and not $100 \%$ tested.
3. $\overline{O E}$ may be delayed up to tCE - toE after the falling edge $\overline{C E}$ without impact on $t_{C E}$.
4. $t_{D F}$ is specified from $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ whichever occurs first.

## DEVICE OPERATION

The modes of operations of the M27C1024 are listed in the Operating Modes. A single 5V power supply is required in the read mode. All inputs are TTL levels except for 12 V on A9 for Electronic Si gnature.

## READ MODE

The M27C1024 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{C E}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, the address access time ( $t_{A C C}$ ) is equal to the delay from $\overline{\mathrm{CE}}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs after delay at toE from the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $\mathrm{t}_{\mathrm{AcC}}-\mathrm{t}_{\mathrm{OE}}$.

## STANDBY MODE

The M27C1024 has a standby mode which reduces the maximum active power current from 50 mA to 1 mA . The M27C1024 is placed in the standby mode by applying a TTL high signal to the $\overline{\mathrm{CE}}$ input. When in the standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## TWO LINE OUTPUT CONTROL

Because EPROMs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:
a) the lowest possible memory power dissipation
b) complete assurance that output bus contention will not occur.
For the most efficient use of these two control lines, $\overline{\mathrm{CE}}$ should be decoded and used as the primary device selecting function, while $\overline{\mathrm{OE}}$ should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

## SYSTEM CONSIDERATIONS

The power switching characteristics of CMOS-E4 EPROMs require careful decoupling of the devices.

The supply current, $\mathrm{I}_{\mathrm{Cc}}$, has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of $\overline{\mathrm{CE}}$. The magnitude of this transient current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a $1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $\mathrm{V}_{\mathrm{Cc}}$ and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitors should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array.
The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

## PROGRAMMING

Caution: exceeding 14 V on $V_{P P}$ pin will permanently damage the M27C1024.

When delivered, and after each erasure, all bits of the M27C1024 are in the " 1 " state. Data is introduced by selectively programming " $O s$ " into the desired bit locations. Although only "0s" will be programmed, both " $1 s$ " and " $0 s$ " can be present in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure. The M27C1024 is in the programming mode when $V_{P P}$ input is at 12.5 V and $\overline{C E}$ and $\overline{P G M}$ are at TTL-low. The data to be programmed is applied 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. $\mathrm{V}_{\mathrm{CC}}$ is specified to be $6.25 \mathrm{~V} \pm 0.25 \mathrm{~V}$.

## VERY FAST AND RELIABLE PROGRAMMING ALGORITHM = PRESTO II

PRESTO II programming algorithm, available for the M27C1024 is an enhancement of the PRESTO algorithm used for the M27512.
During programming and verify operation a MARGIN MODE ${ }^{\text {TM }}$ Circuit is automatically activated. It provides adequate margin on threshold voltage of programmed cells, thus writing margin is independent from $V_{C C}$ in verify mode and over program pulse is not necessary, reducing programming time down to a theoretical value of 6 seconds.

## PROGRAM INHIBIT

Programming of multiple M27C1024s in parallel with different data is also easily accomplished. Except for CE, all like inputs of the parallel M27C1024 may be common. A TTL low level pulse applied to a M27C1024's CE input, with VPP at 12.5 V , will program that M27C1024. A high level CE input inhibits the other M27C1024s from being programmed. $\mathrm{V}_{\mathrm{CC}}$ is specified to be $6.25 \mathrm{~V} \pm 0.25 \mathrm{~V}$.

## PROGRAM VERIFY

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with OE and $\overline{C E}$ at $\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}$ at $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{PP}}$ at 12.5 V and $\mathrm{V}_{\mathrm{CC}}$ at $6.25 \mathrm{~V} \pm 0.25 \mathrm{~V}$.

## ELECTRONIC SIGNATURE

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C}$ $\pm 5^{\circ} \mathrm{C}$ ambient temperature range that is required when programming the M27C1024. To activate this mode, the programming equipment must force 11.5 V to 12.5 V on address line A9 (pin 31) of the M27C1024. Two identifier bytes may then be sequenced from the device outputs by toggling address line AO (pin 21) from $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$. All other address lines must be held at $\mathrm{V}_{\mathrm{IL}}$ during Electronic Signature mode, except for A14 and A15 which
should be held high. Byte $0\left(\mathrm{AO}=\mathrm{V}_{1 \mathrm{~L}}\right)$ represents the manufacturer code and byte $1\left(A O=V_{I H}\right)$ the device identifier code. For the SGS-THOMSON M27C1024, these two identifier bytes are given here below, and can be read-out on outputs 00 to 07 while outputs $\mathrm{O}_{8}$ to $\mathrm{O}_{15}$ are don't care.

## ERASURE OPERATION

The erasure characteristic of the M27C1024 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Angstrom $\AA$. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 A range. Data shows that constant exposure to room level fluorescent lighting could erase a typical M27C1024 in about 3 years, while it would take approximately 1 week to cause erasure when expose to direct sunlight. If the M27C1024 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27C1024 window to prevent unintentional erasure. The recommended erasure procedure for the M27C1024 is exposure to short wave ultraviolet light which has wavelength $2537 \AA$. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 $u W / \mathrm{cm}^{2}$ power rating. The M27C1024 should be placed within 2.5 cm ( 1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

ELECTRONIC SIGNATURE MODE

| PINS | AO <br> $(21)$ | 07 <br> $(12)$ | 06 <br> $(13)$ | 05 <br> $(14)$ | 04 <br> $(15)$ | 03 <br> $(16)$ | 02 <br> $(17)$ | 01 <br> $(18)$ | 00 <br> $(19)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MANUFACTURER CODE | $V_{I L}$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 |
| DEVICE CODE | $V_{I H}$ | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $8 C$ |

Note: $\mathrm{A} 9=12 \mathrm{~V} \pm 0.5 \mathrm{~V} ; \mathrm{A} 1-\mathrm{A} 8, \mathrm{~A} 10-\mathrm{A} 13, \mathrm{CE}, \overline{O E}=\mathrm{V}_{\mathrm{KL}} ; \mathrm{A} 14, \mathrm{~A} 15=\mathrm{V}_{\mathrm{IH}}$

PROGRAMMING OPERATION $\left(\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}{ }^{(1)}=6.25 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}{ }^{(1)}=12.5 \mathrm{~V} \pm 0.5 \mathrm{~V}\right)$

DC AND OPERATING CHARACTERISTIC:

| Symbol | Parameter | Test Conditions (See note 1) | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{l}_{\mathrm{LI}}$ | Input Current (All Inputs) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Level (All Inputs) |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level |  | 2.0 |  | $\mathrm{V}_{C C}+0.5$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage During Verify | $\mathrm{IOL}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage During Verify | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| ICC2 | $\mathrm{V}_{\text {CC }}$ Supply Current |  |  | 20 | 50 | mA |
| IPP2 | VPP Supply Current (Program) | $\overline{C E}=V_{\text {IL }}$ |  |  | 50 | mA |
| $V_{\text {ID }}$ | A9 Electronic Signature Voltage |  | 11.5 |  | 12.5 | V |

AC CHARACTERISTICS

| Symbol | Parameter | Test Conditions (See note 1) | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $t_{A S}$ | Address Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| toes | $\overline{\text { OE Setup Time }}$ |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DFP(2) }}$ | Output Enable Output Float Delay |  | 0 |  | 130 | ns |
| tVPS | $V_{\text {PP }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tves | $V_{\text {CC }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t^{\text {CEES }}$ | $\overline{\mathrm{CE}}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tPW | $\overline{\text { PGM Initial Program Pulse Width }}$ |  | 95 | 100 | 105 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{OE}}$ | Data Valid from $\overline{\mathrm{OE}}$ |  |  |  | 100 | ns |

## Notes:

1. $V_{c c}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$.
2. This parameter is only sampled and not $100 \%$ tested.

Output Float is defined as the point where data is no longer driven (see timing diagram).

## PROGRAMMING WAVEFORMS



## Notes:

1. The input timing reference level is 0.8 V for a $\mathrm{V}_{\mathrm{IL}}$ and 2 V for a $\mathrm{V}_{\mathrm{IH}}$.
2. tOE and tDPF are characteristics of the device but must be accommodated by the programmer.
3. When programming the M27C1024 a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}$ and GROUND to suppress spurious voltage transients which can damage the device.

## PRESTO II PROGRAMMING ALGORITHM



## ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| M27C1024-12F1 | 120 ns | $5 \mathrm{~V}_{ \pm} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-40 |
| M27C1024-15F1 | 150 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-40 |
| M27C1024-20F1 | 200 ns | $5 \mathrm{~V}_{ \pm} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-40 |
| M27C1024-25F1 | 250 ns | $5 \mathrm{~V}_{ \pm} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-40 |
| M27C1024-12XF1 | 120 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-40 |
| M27C1024-15XF1 | 150 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-40 |
| M27C1024-20XF1 | 200 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-40 |
| M27C1024-25XF1 | 250 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-40 |
| M27C1024-15XF6 | 150 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-40 |
| M27C1024-20XF6 | 200 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-40 |
| M27C1024-25XF6 | 250 ns | $5 \mathrm{~V} \pm 5 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-40 |

PACKAGE MECHANICAL DATA
40-PIN CERAMIC DIP BULL'S EYE

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |
|  | A |  |  | 53.40 |  |  | 2.102 |
|  | B | 14.50 |  | 14.90 | 0.571 |  | 0.587 |
| $\mathrm{Ma}+\mathrm{H}$ | c | 3.90 |  | 5.08 | 0.154 |  | 0.200 |
| e3 $\rightarrow$ N | D | 3.40 |  |  | 0.134 |  |  |
|  | E | 0.50 |  | 1.78 | 0.020 |  | 0.070 |
| $k_{1}$ | e3 |  | 48.26 |  |  | 1.900 |  |
|  | F | 2.29 |  | 2.79 | 0.090 |  | 0.110 |
| $\rightarrow$ - | G | 0.40 |  | 0.55 | 0.016 | - | 0.022 |
| - - | 1 | 1.27 |  | 1.52 | 0.050 |  | 0.060 |
|  <br> P058-M/1 | L | 0.22 |  | 0.31 | 0.009 |  | 0.012 |
|  | M | 1.52 |  | 2.49 | 0.060 |  | 0.098 |
|  | N | 15.62 |  | 17.78 | 0.615 |  | 0.700 |
|  | P | 15.40 |  | 15.80 | 0.606 |  | 0.622 |
|  | Q |  |  | 5.71 |  |  | 0.225 |
|  | K | 7.90 |  | 8.38 | 0.311 |  | 0.330 |
|  | K1 | 10.41 |  | 10.92 | 0.410 |  | 0.430 |

## EPROM DEVICES <br> NMOS OTP ROM



## 64K ( $8 \mathrm{~K} \times 8$ ) NMOS ONE TIME PROGRAMMABLE ROM

- FAST ACCESS TIME: 180ns
- 0 to $+70^{\circ} \mathrm{C}$ STANDARD TEMPERATURE RANGE
- SINGLE +5V POWER SUPPLY
- $\pm 10 \% \mathrm{~V}_{\mathrm{CC}}$ TOLERANCE AVAILABLE
- LOW STANDBY CURRENT (35mA MAX)
- TTL COMPATIBLE DURING READ AND PROGRAM
- FAST PROGRAMMING ALGORITHM
- ELECTRONIC SIGNATURE


## DESCRIPTION

The ST2764AP is a 65,536 -bit one time programmable read only memory (OTP ROM). It is organized as 8,192 words by 8 bits and manufactured using SGS-THOMSON' NMOS-E3 process.
The ST2764AP with its single +5 V power supply and with an access time of 200 ns , is ideal for use with high performance +5 V microprocessor such as $\mathrm{Z8}, \mathrm{Z} 80$ and Z8000. The ST2764AP has an important feature which is to separate the output control, Ouptut Enable ( $\overline{\mathrm{OE}}$ ) from the Chip Enable control (CE). The $\overline{\mathrm{OE}}$ control eliminates bus contention in multiple bus microprocessor systems.
The ST2764AP also features a standby mode which reduces the power dissipation without increasing access time. The active current is 75 mA while the maximum standby current is only 35 mA , a $53 \%$ saving. The standby mode is achieved by applying a TTL-high signal to the CE input. The ST2764AP has an "Electronic Signature" that allows programmers to automatically identify device type and pinout.
The ST2764AP is available in a 28 -lead dual in-line plastic package and therefore can not be rewritten.


## PIN CONNECTIONS



PIN NAMES

| AO-A12 | ADDRESS INPUT |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | CHIP ENABLE INPUT |
| $\overline{\mathrm{OE}}$ | OUTPUT ENABLE INPUT |
| $\overline{\text { PGM }}$ | PROGRAM |
| N.C. | NO CONNECTION |
| O0-O7 | DATA INPUT/OUTPUT |

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Values | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{1}$ | All Input or Output voltages with respect to ground | +6.5 to -0.6 | V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Supply voltage with respect to ground | +14 to $-0,6$ | V |
| $\mathrm{~T}_{\mathrm{amb}}$ | Ambient temperature under bias | -10 to +80 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
|  | Voltage on pin 24 with respect to ground | +13.5 to -0.6 | V |

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## OPERATING MODES

| PINS <br> MODE | $\underset{\text { (20) }}{\overline{C E}}$ | $\overline{(22)}$ | $\begin{gathered} \text { A9 } \\ \text { (24) } \end{gathered}$ | $\begin{aligned} & \overline{\text { PGM }} \\ & (27) \end{aligned}$ | $V_{\text {PP }}$ <br> (1) | $\mathrm{V}_{\mathrm{cc}}$ <br> (28) | OUTPUTS $\begin{aligned} & (11-13, \\ & 15-19) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | $x$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | Dout |
| OUTPUT DISABLE | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | x | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | HIGH Z |
| STANDBY | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{V}_{\text {cc }}$ | HIGH Z |
| FAST PROGRAMMING | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\text {IL }}$ | $V_{P P}$ | $\mathrm{V}_{\mathrm{CC}}$ | DIN |
| VERIFY | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{CC}}$ | Dout |
| PROGRAM INHIBIT | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | $V_{P P}$ | $\mathrm{V}_{\text {cc }}$ | HIGH Z |
| ELECTRONIC SIGNATURE | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {CC }}$ | $\mathrm{V}_{\mathrm{CC}}$ | CODES |

NOTE: X can be $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} \quad \mathrm{V}_{\mathrm{H}}=12 \mathrm{~V} \pm 0.5 \mathrm{~V}$

## READ OPERATION

DC AND AC CONDITIONS

| Selection Code | -18X/-20X | -18/-20/-25/-30 |
| :---: | :---: | :---: |
| Operating Temperature Range | 0 to $70^{\circ} \mathrm{C}$ | 0 to $70^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {CC }}$ Power Supply (1,2) | $5 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V} \pm 10 \%$ |
| $V_{\text {PP }}$ Voltage (2) | $V_{P P}=V_{C C}$ | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |

DC AND OPERATING CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. ${ }^{(3)}$ | Max. |  |
| ILI | Input Load Current | $\mathrm{V}_{1 \mathrm{~N}}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IPP1(2) | Vpp Current Read | $\mathrm{V}_{\mathrm{PP}}=5.5 \mathrm{~V}$ |  |  | 5 | mA |
| $\mathrm{ICC1}_{1(2)}$ | $V_{\text {Cc }}$ Current Standby | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  |  | 35 | mA |
| ICC2(2) | $V_{\text {CC }}$ Current Active | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 75 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 |  | +0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| V OL | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{PP} \text { (2) }}$ | $V_{\text {PP }}$ Read Voltage | $\mathrm{V}_{C C}=5 \mathrm{~V} \pm 0.25 \mathrm{~V}$ | 3.8 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |

AC CHARACTERISTICS

| Symbol | Parameter | $\mathrm{V}_{\text {CC }} \pm 5 \%$ | 2764A-18X |  | 2764A-20X |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\text {cc }} \pm 10 \%$ | 2764A-18 |  | 2764A-20 |  | 2764A-25 |  | 2764A-30 |  |  |
|  |  | Test Conditions | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 180 |  | 200 |  | 250 |  | 300 | ns |
| ${ }^{\text {t CE }}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 180 |  | 200 |  | 250 |  | 300 | $n s^{\prime}$ |
| $\mathrm{t}_{\mathrm{OE}}$ | $\overline{\mathrm{OE}}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 65 |  | 75 |  | 100 |  | 120 | ns |
| $t_{\text {dF(4) }}$ | $\overline{\mathrm{OE}}$ High to Output Float | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 55 | 0 | 55 | 0 | 60 | 0 | 105 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Address $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ Whichever Occurred First | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

CAPACITANCE ${ }^{(5)}\left(\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ |  | 4 | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ |  | 8 | 12 | pF |

Notes: 1. $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$.
2. $\mathrm{V}_{\mathrm{PP}}$ may be connected directly to $\mathrm{V}_{\mathrm{CC}}$ except during programming.

The supply current would then be the sum of $I_{C C}$ and $I_{P P 1}$.
3. Typical values are for $T_{a m b}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
4. This parameter is only sampled and not $100 \%$ tested. Output Float is defined as the point where data is no longer driven-see timing diagram.
5. This parameter is only sampled and is not $100 \%$ tested.

## READ OPERATION (Continued)

AC TEST CONDITIONS
Output Load: 100pF + 1TTL Gate
Input Rise and Fall Times: $\leq 20 \mathrm{~ns}$
Input Pulse Levels: 0.45 to 2.4 V
Timing Measurement Reference Levels: Inputs 0.8 and 2 V
Outputs 0.8 and 2 V

AC TESTING INPUT/OUTPUT WAVEFORM


## AC TESTING LOAD CIRCUIT



## AC WAVEFORMS



## Notes:

1. Typical values are for $T_{a m b}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is only sampled and not $100 \%$ tested.
3. $\overline{\mathrm{OE}}$ may be delayed up to $\mathrm{t}_{A C C}-$ toE after the falling edge $\overline{\mathrm{CE}}$ without impact on $\mathrm{t}_{\mathrm{ACC}}$.
4. $t_{D F}$ is specified from $\overline{O E}$ or $\overline{C E}$ whichever occurs first.

## DEVICE OPERATION

The seven modes of operations of the ST2764AP are listed in the Operating Modes. A single 5V power supply is required in the read mode. All inputs are TTL levels except for $V_{P P}$ and 12 V on A9 for Electronic Signature.

## READ MODE

The ST2764AP has two control function, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection.
Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to delay from $\overline{\mathrm{CE}}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs after the falling edge of $\overline{\mathrm{OE}}$, assuming that $\overline{\mathrm{CE}}$ has been low and addresses have been stable for at least $\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{OE}}$.

## STANDBY MODE

The ST2764AP has a standby mode which reduces the maximum active power current from 75 mA to 35 mA . The ST2764AP is placed in the standby mode by applying a TTL high signal to the $\overline{C E}$ input. When in the standby mode, the outputs are in a high impedance state, independent of the $\overline{\mathrm{OE}}$ input.

## OUTPUT OR-TIEING

Because OTPs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:
a) the lowest possible memory power dissipation
b) complete assurance that output bus contention will not occur.
For the most efficient use of these two control lines, $\overline{C E}$ should be decoded and used as the primary device selecting function, while $\overline{\mathrm{OE}}$ should be made a common connection to all devices in the array and connected to the READ line from the system control bus.
This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

## SYSTEM CONSIDERATIONS

The power switching characteristics of NMOS-E3 EPROMs require careful decoupling of the devices. The supply current, $\mathrm{I}_{\mathrm{cc}}$, has three segments that are of interest to the system designer: the standby current level, the active current level, and tran-
sient current peaks that are produced by the falling and rising edges of $\overline{C E}$. The magnitude of this transient current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a $1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $\mathrm{V}_{\mathrm{CC}}$ and GND.
This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitors should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

## PROGRAMMING

Caution: exceeding 14 V on pin 1 ( $V_{P P}$ ) will damage the ST2764AP.

When delivered, all bits of the ST2764AP are in the " 1 " state. Data is introduced by selectively programming " 0 s "' into the desired bit locations. Although only " $0 s$ " will be programmed, both " $1 s$ ", and " $0 s$ " can be present in the data word.
The ST2764AP is in the programming mode when $\mathrm{V}_{\mathrm{PP}}$ input is at 12.5 V and $\overline{\mathrm{CE}}$ and $\overline{\mathrm{PGM}}$ are at TTL low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

## FAST PROGRAMMING ALGORITHM

Fast Programming Algorithm rapidly programs ST2764AP EPROMs using an efficient and reliable method suited to the production programming environment. Programming reliability is also ensured as the incremental program margin of each byte is continually monitored to determine when it has been successfully programmed. A flowchart of the ST2764AP Fast Programming Algorithm is shown on the last page. The Fast Programming AIgorithm utilizes two different pulse types: initial and overprogram.
The duration of the initial $\overline{\mathrm{PGM}}$ pulse (s) is one millisecond, which will then be followed by a longer overprogram pulse of length 3 Xmsec . X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular ST2764AP location), before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the over program pulse is applied.

## DEVICE OPERATION (Continued)

The entire sequence of program pulses and byte verifications is performed at $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{PP}}=12.5 \mathrm{~V}$. When the Fast Programming cycle has been completed, all bytes should be compared to the original data with $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=5 \mathrm{~V}$.

## PROGRAM INHIBIT

Programming of multiple ST2764APs in parallel with different data is also easily accomplished. Except for $\overline{C E}$, all like inputs (including $\overline{O E}$ ) of the parallel ST2764AP may be common. A TTL low pulse applied to a ST2764AP's CE input, with $V_{P P}$ at 12.5 V , will program that ST2764AP. A high level CE input inhibits the other ST2764AP from being programmed.

## PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with $\overline{O E}$ at $\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CE}}$ at $\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}$ at $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{PP}}$ at 12.5 V .

## ELECTRONIC SIGNATURE

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C}$ $\pm 5^{\circ} \mathrm{C}$ ambient temperature range that is required when programming the ST2764AP. To activate this mode, the programming equipment must force 11.5 V to 12.5 V on address line A9 (pin 24) of the ST2764AP. Two identifier bytes may than be sequenced from the device outputs by toggling address line $A O$ (pin 10) from $V_{I L}$ to $V_{I H}$. All other address lines must be held at $\mathrm{V}_{1 \mathrm{~L}}$ during Electronic Signature mode. Byte $0\left(A 0=V_{I L}\right)$ represents the manufacturer code and byte $1\left(\mathrm{AO}=\mathrm{V}_{\mathrm{IH}}\right)$ the device identifier code. For the SGS-THOMSON ST2764AP, these two identifier bytes are given below. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (07) defined as the parity bit.

ELECTRONIC SIGNATURE MODE

| PINS | AO <br> $(10)$ | 07 <br> $(19)$ | 06 <br> $(18)$ | 05 <br> $(17)$ | 04 <br> $(16)$ | 03 <br> $(15)$ | O2 <br> $(13)$ | 01 <br> $(12)$ | O0 <br> $(11)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MANUFACTURER CODE | $V_{I L}$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 |
| DEVICE CODE | $V_{\text {IH }}$ | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 08 |

PROGRAMMING OPERATION ( $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}{ }^{(1)}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}{ }^{(1)}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}$ )
DC AND OPERATING CHARACTERISTIC

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Current (All Inputs) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level (All Inputs) |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level |  | 2.0 |  | $V_{\text {cc }}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage During Verify | $\mathrm{IOL}^{\prime}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage During Verify | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| ICC2 | $\mathrm{V}_{\text {CC }}$ Supply Current (Program \& Verify) |  |  |  | 75 | mA |
| IPP2 | VPP Supply Current (Program) | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 50 | mA |
| $V_{\text {ID }}$ | A9 Electronic Signature Voltage |  | 11.5 |  | 12.5 | V |

## AC CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $t_{\text {AS }}$ | Address Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| toes | $\overline{\text { OE Setup Time }}$ |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| ${ }^{\text {t }}$ DFP(4) | Output Enable Output Float Delay |  | 0 |  | 130 | ns |
| tVPS | $V_{\text {PP }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tvCs | $V_{\text {CC }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tCES | $\overline{C E}$ Setup Time |  |  |  | $\mu \mathrm{S}$ | 2 |
| tpW | $\overline{\text { PGM Initial Program Pulse Width }}$ | (see Note 3) | 0.95 | 1.0 | 1.05 | ms |
| topw | $\overline{\text { PGM }}$ Overprogram Pulse Width | (see Note 2) | 2.85 |  | 78.75 | ms |
| toe | Data Valid from $\overline{\mathrm{OE}}$ |  |  |  | 150 | ns |

## Notes

1. $V_{\text {CC }}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$.
2. The length of the overprogram pulse may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value $X$.
3. Initial Program Pulse width tolerance is $1 \mathrm{msec} \pm 5 \%$.
4. This parameter is only sampled and not $100 \%$ tested.

Output Float is defined as the point where data is no longer driven (see timing diagram)

PROGRAMMING WAVEFORMS


Notes:

1. The input timing reference level is 0.8 V for a $\mathrm{V}_{\mathrm{IL}}$ and 2 V for a $\mathrm{V}_{\mathrm{IH}}$.
2. $t_{\text {OE }}$ and $t_{\text {DFP }}$ are characteristics of the device but must be accommodated by the programmer.
3. When programming the ST2764AP a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}$ and GROUND to suppress spurious voltage transients which can damage the device.

## FAST PROGRAMMING FLOWCHART



## ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| ST2764A-18XCP | 180 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST2764A-20XCP | 200 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST2764A-18CP | 180 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST2764A-20CP | 200 ns | $5 \mathrm{~V}^{\circ} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST2764A-25CP | 250 ns | $5 \mathrm{~V}^{\circ} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST2764A-30CP | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |

## PACKAGE MECHANICAL DATA

28-PIN PLASTIC DIP

|  | Dim. | mm |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |
| $\pm$-1 | A |  |  |  |  |  |  |
|  | a 1 |  | 0.63 |  |  | 0.025 |  |
| 10 N- | B |  | 0.45 |  |  | 0.018 |  |
|  | b 1 | 0.23 |  | 0.31 | 0.009 |  | 0.012 |
|  | b 2 |  | 1.27 |  |  | 0.050 |  |
| $\square{ }^{-3}$ | C |  |  |  |  |  |  |
|  | D |  |  | 37.34 |  |  | 1.470 |
| $\xrightarrow{\text { D }} \longrightarrow$ | E | 15.20 |  | 16.68 | 0.598 |  | 0.657 |
|  | e |  | 2.54 |  |  | 0.100 |  |
|  | e3 |  | 33.02 |  |  | 1.300 |  |
| $\square$ | 04 |  |  |  |  |  |  |
|  | F |  |  | 14.10 |  |  | 0.555 |
|  | 1 |  | 4.45 |  |  | 0.175 |  |
|  | L |  | 3.30 |  |  | 0.130 |  |
|  | K1 |  |  |  |  |  |  |
| P043-D/3 | K2 |  |  |  |  |  |  |

## 128K (16K $\times 8$ ) NMOS ONE TIME PROGRAMMABLE ROM

- FAST ACCESS TIME: 150ns
- 0 to $+70^{\circ} \mathrm{C}$ STANDARD TEMPERATURE RANGE
- SINGLE +5V POWER SUPPLY
- $\pm 10 \% V_{c c}$ TOLERANCE AVAILABLE
- LOW STANDBY CURRENT (40mA MAX)
- TTL COMPATIBLE DURING READ AND PROGRAM
- FAST PROGRAMMING ALGORITHM
- ELECTRONIC SIGNATURE


## DESCRIPTION

The ST27128AP is a 131,072 -bit one time programmable read only memory (OTP ROM). It is organized as 16,384 words by 8 bits and manufactured using SGS-THOMSON' NMOS-E3 process.
The ST27128AP with its single +5 V power supply and with an access time of 200 ns , is ideal for use with high performance +5 V microprocessor such as Z8, Z80 and Z8000. The ST27128AP has an important feature which is to separate the output control, Ouptut Enable ( $\overline{\mathrm{OE}}$ ) from the Chip Enable control (CE). The $\overline{O E}$ control eliminates bus contention in multiple bus microprocessor systems.
The ST27128AP also features a standby mode which reduces the power dissipation without increasing access time. The active current is 85 mA while the maximum standby current is only 40 mA , a $53 \%$ saving. The standby mode is achieved by applying a TTL-high signal to the CE input. The ST27128AP has an "Electronic Signature" that allows programmers to automatically identify device type and pinout. The ST27128AP is available in a 28 -lead dual in-line plastic package and therefore cannot be rewritten.

(Ordering Information at the end of the datasheet)


PIN NAMES

| AO-A13 | ADDRESS INPUT |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | CHIP ENABLE INPUT |
| $\overline{\mathrm{OE}}$ | OUTPUT ENABLE INPUT |
| $\overline{\text { PGM }}$ | PROGRAM |
| $\mathrm{O0}-\mathrm{O7}$ | DATA INPUT/OUTPUT |

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Values | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{1}$ | All Input or Output voltages with respect to ground | +6.25 to -0.6 | V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Supply voltage with respect to ground | +14 to -0.6 | V |
| $\mathrm{~T}_{\mathrm{amb}}$ | Ambient temperature under bias | -10 to +80 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
|  | Voltage on pin 24 with respect to ground | +13.5 to -0.6 | V |

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING MODES

| PINS <br> MODE | $\underset{\text { (20) }}{\overline{C E}}$ | $\begin{gathered} \overline{\mathrm{OE}} \\ (22) \end{gathered}$ | $\begin{aligned} & \text { A9 } \\ & (24) \end{aligned}$ | $\overline{\text { (27) }}$ | $V_{P P}$ <br> (1) | $V_{c c}$ <br> (28) | OUTPUTS (11-13, $15-19)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\text {IL }}$ | x | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {cc }}$ | Dout |
| OUTPUT DISABLE | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {cc }}$ | HIGH Z |
| STANDBY | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {cc }}$ | HIGH $Z$ |
| FAST PROGRAMMING | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {cc }}$ | $\mathrm{DiN}^{\text {I }}$ |
| VERIFY | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\text {IL }}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\text {cc }}$ | Dout |
| PROGRAM INHIBIT | $V_{\text {IH }}$ | X | X | X | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {cc }}$ | HIGH Z |
| ELECTRONIC SIGNATURE | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {cc }}$ | CODES |

NOTE: X can be $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ $\mathrm{V}_{\mathrm{H}}=12 \mathrm{~V} \pm 0.5 \mathrm{~V}$

READ OPERATION
DC AND AC CONDITIONS

| Selection Code | $-\mathbf{1 5 X} /-\mathbf{2 0 X}$ | $-\mathbf{2 0 / - 2 5 / - 3 0}$ |
| :--- | :---: | :---: |
| Operating Temperature Range | 0 to $70^{\circ} \mathrm{C}$ | 0 to $70^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply $(1,2)$ | $5 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V} \pm 10 \%$ |
| $\mathrm{~V}_{\mathrm{PP}}$ Voltage $(2)$ | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |

## DC AND OPERATING CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. (3) | Max. |  |
| lıl | Input Load Current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{IPP1}^{(2)}$ | $\mathrm{V}_{\text {PP }}$ Current Read Standby | $\mathrm{V}_{\mathrm{PP}}=5.5 \mathrm{~V}$ |  |  | 5 | mA |
| $\mathrm{ICC1}^{(2)}$ | $V_{\text {CC }}$ Current Standby | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  |  | 40 | mA |
| ICC2 ${ }^{(2)}$ | $V_{\text {CC }}$ Current Active | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  |  | 85 | mA |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  | -0.1 |  | +0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{PP}}{ }^{(2)}$ | VPP Read Voltage | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.25 \mathrm{~V}$ | 3.8 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |

AC CHARACTERISTICS

| Symbol | Parameter | $V_{\text {CC }} \pm 5 \%$ | 27128A-15X |  | 27128A-20X |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{\|c\|} \hline V_{C C} \pm 10 \% \\ \hline \text { Test Conditions } \\ \hline \end{array}$ | Min | Max | 27128A-20 |  | 27128A-25 |  | 27128A-30 |  |  |
|  |  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{A C C}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 150 |  | 200 |  | 250 |  | 300 | ns |
| $\mathrm{t}_{\text {CE }}$ | $\overline{C E}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 150 |  | 200 |  | 250 |  | 300 | ns |
| toe | $\overline{\mathrm{OE}}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 65 |  | 75 |  | 100 |  | 120 | ns |
| $t_{\text {DF }}{ }^{(4)}$ | $\overline{\text { OE High to Output Float }}$ | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 55 | 0 | 55 | 0 | 60 | 0 | 105 | ns |
| tor | Output Hold from Address $\overline{C E}$ or $\overline{O E}$ Whichever Occurred First | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

こAPACITANCE ${ }^{(5)}\left(\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}^{2}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ |  | 4 | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ |  | 8 | 12 | pF |

Jotes: 1. $\mathrm{V}_{\mathrm{CC}}$ must be applied simultaneously or before $\mathrm{V}_{\mathrm{Pp}}$ and removed simultaneously or after $\mathrm{V}_{\mathrm{PP}}$.
2. $V_{\text {pp }}$ may be connected directly to $\mathrm{V}_{\mathrm{cc}}$ except during programming.

The supply current would then be the sum of $I_{C C}$ and $I_{P P 1}$.
3. Typical values are for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
4. This parameter is only sampled and not $100 \%$ tested. Output Float is defined as the point where data is no longer driven. (See timing diagram).
5. This parameter is only sampled and is not $100 \%$ tested.

## READ OPERATION (Continued)

## AC TEST CONDITIONS

Output Load: 100pF + 1TTL Gate
Input Rise and Fall Times: $\leq 20 \mathrm{~ns}$
Input Pulse Levels: 0.45 to 2.4 V
Timing Measurement Reference Levels: Inputs 0.8 and 2 V Outputs 0.8 and 2 V

## AC TESTING INPUT/OUTPUT WAVEFORM



AC TESTING LOAD CIRCUIT


AC WAVEFORMS


## Notes:

1. Typical values are for $T_{a m b}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is only sampled and not $100 \%$ tested.
3. OE may be delayed up to $t_{A C C}$ - toE after the falling edge $C E$ without impact on $t_{A C C}$
4. $t_{D F}$ is specified from $\overline{O E}$ or $\overline{C E}$ whichever occurs first.

## DEVICE OPERATION

The seven modes of operations of the ST27128AP are listed in the Operating Modes. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for $\mathrm{V}_{\mathrm{PP}}$ and 12V on A9 for Electronic Signature.

## READ MODE

The ST27128AP has two control function, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection.
Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to delay from $\overline{C E}$ to output ( $t_{C E}$ ). Data is available at the outputs after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{EE}}$.

## STANDBY MODE

The ST27128AP has a standby mode which reduces the maximum active power current from 85 mA to 40 mA . The ST27128AP is placed in the standby mode by applying a TTL high signal to the CE input. When in the standby mode, the outputs are in a high impedance state, independent of the $\overline{\mathrm{OE}}$ input.

## OUTPUT OR-TIEING

Because OTPs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:
a) the lowest possible memory power dissipation
b) complete assurance that output bus contention will not occur.
For the most efficient use of these two control lines, $\overline{C E}$ should be decoded and used as the primary device selecting function, while $\overline{O E}$ should be made a common connection to all devices in the array and connected to the READ line from the system control bus.
This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

## SYSTEM CONSIDERATIONS

The power switching characteristics of NMOS-E3 EPROMs require careful decoupling of the devices. The supply current, $\mathrm{I}_{\mathrm{cc}}$, has three segments that are of interest to the system designer: the standby current level, the active current level, and tran-
sient current peaks that are produced by the falling and rising edges of $\overline{C E}$. The magnitude of this transient current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors.
It is recommended that a $1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $\mathrm{V}_{\mathrm{CC}}$ and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitors should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

## PROGRAMMING

Caution: exceeding 13 V on pin $1\left(V_{P P}\right)$ will damage the ST27128AP.

When delivered, all bits of the ST27128AP are in the " 1 " state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only " 0 s" will be programmed, both " $1 s$ " and " $0 s$ " can be present in the data word.
The ST27128AP is in the programming mode when $V_{\text {PP }}$ input is at 12.5 V and CE and PGM are at TTL low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

## FAST PROGRAMMING ALGORITHM

Fast Programming Algorithm rapidly programs ST27128AP EPROMs using an efficient and reliable method suited to the production programming environment. Programming reliability is also ensured as the incremental program margin of each bytes is continually monitored to determine when it has been successfully programmed. A flowchart of the ST27128AP Fast Programming Algorithm is shown on the last page. The Fast Programming Algorithm utilizes two different pulse types: initial and overprogram.
The duration of the initial $\overline{\text { PGM }}$ pulse (s) is one millisecond, which will then be followed by a longer overprogram pulse of length 3 Xmsec . ( X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular ST27128AP location), before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the over program pulse is applied.

## DEVICE OPERATION (Continued)

The entire sequence of program pulses and byte verifications is performed at $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{PP}}=12.5 \mathrm{~V}$. When the Fast Programming cycle has been completed, all bytes should be compared to the original data with $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=5 \mathrm{~V}$.

## PROGRAM INHIBIT

Programming of multiple ST27128APs in parallel with different data is also easily accomplished. Except for $\overline{C E}$, all like inputs (including $\overline{O E}$ ) of the parallel M27128BA may be common. A TTL low pulse applied to a ST27128AP's CE input, with $\mathrm{V}_{\mathrm{PP}}$ at 12.5 V , will program that ST27128AP. A high level CE input inhibits the other ST27128AP from being programmed.

## PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with OE at $\mathcal{V}_{\mathrm{IL}}, \overline{\mathrm{CE}}$ at $\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}$ at $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{PP}}$ at 12.5 V .

## ELECTRONIC SIGNATURE

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C}$ $\pm 5^{\circ} \mathrm{C}$ ambient temperature range that is required when programming the ST27128AP. To activate this mode, the programming equipment must force 11.5 V to 12.5 V on address line A 9 (pin 24) of the ST27128AP. Two identifier bytes may than be sequenced from the device outputs by toggling address line $A 0$ (pin 10) from $V_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$. All other address lines must be held at $V_{\text {IL }}$ during Electronic Signature mode. Byte $0\left(A O=V_{\mathrm{IL}}\right)$ represents the manufacturer code and byte 1 ( $\mathrm{AO}=\mathrm{V}_{\mathrm{IH}}$ ) the device identifier code. For the SGS-THOMSON ST27128AP, these two identifier bytes are given below. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (07) defined as the parity bit.

ELECTRONIC SIGNATURE MODE

| PINS | A0 <br> $(10)$ | 07 <br> $(19)$ | 06 <br> $(18)$ | 05 <br> $(17)$ | 04 <br> $(16)$ | 03 <br> $(15)$ | 02 <br> $(13)$ | 01 <br> $(12)$ | 00 <br> $(11)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MANUFACTURER CODE | $V_{I L}$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 |
| DEVICE CODE | $V_{I H}$ | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 89 |

PROGRAMMING OPERATION $\left(T_{a m b}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}{ }^{(1)}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}{ }^{(1)}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}\right)$

DC AND OPERATING CHARACTERISTIC

| Symbol | Parameter | Test Conditions (See note 1) | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{I}_{\mathrm{L}}$ | Input Current (All Inputs) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level (All Inputs) |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage During Verify | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage During Verify | $\mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| ICC2 | $\mathrm{V}_{\text {CC }}$ Supply Current (Program \& Verify) |  |  |  | 100 | mA |
| IPP2 | VPP Supply Current (Program) | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  |  | 50 | mA |
| $\mathrm{V}_{\text {ID }}$ | A9 Electronic Signature Voltage |  | 11.5 |  | 12.5 | V |

## AC CHARACTERISTICS

| Symbol | Parameter | Test Conditions (See note 1) | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $t_{\text {AS }}$ | Address Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| toes | $\overline{\mathrm{OE}}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DFP(4) }}$ | Output Enable Output Float Delay |  | 0 |  | 130 | ns |
| tvPs | $V_{\text {PP }}$ Setup Time |  | 2 |  | ! | $\mu \mathrm{S}$ |
| tves | $V_{\text {CC }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tCES | CE Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tPW | $\overline{\text { PGM }}$ Initial Program Pulse Width | (see Note 3) | 0.95 | 1.0 | 1.05 | ms |
| topw | $\overline{\text { PGM }}$ Overprogram Pulse Width | (see Note 2) | 2.85 |  | 78.75 | ms |
| toe | Data Valid from $\overline{\mathrm{OE}}$ |  |  |  | 150 | ns |

## Notes:

1. $V_{C C}$ must be applied simultaneously or before $\mathrm{V}_{\mathrm{PP}}$ and removed simultaneously or after $\mathrm{V}_{\mathrm{PP}}$.
2. The length of the overprogram pulse may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value X .
3. Initial Program Pulse width tolerance is $1 \mathrm{msec} \pm 5 \%$.
4. This parameter is only sampled and not $100 \%$ tested.

Output Float is defined as the point where data is no longer driven (see timing diagram).

PROGRAMMING WAVEFORMS


Notes:

1. The input timing reference level is 0.8 V for a $\mathrm{V}_{\mathrm{IL}}$ and 2 V for a $\mathrm{V}_{\mathrm{IH}}$.
2. $t_{O E}$ and $t_{D F P}$ are characteristics of the device but must be accommodated by the programmer.
3. When programming the ST27128AP a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}$ and GROUND to suppress spurious voltage transients which can damage the device.

## FAST PROGRAMMING FLOWCHART



ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| ST27128A-15XCP | 150 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST27128A-20XCP | 200 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST27128A-20CP | 200 ns | $5 \mathrm{~V}_{ \pm} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST27128A-25CP | 250 ns | $5 \mathrm{~V}_{ \pm} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST27128A-30CP | 300 ns | $5 \mathrm{~V}_{ \pm} 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |

## PACKAGE MECHANICAL DATA

## 28-PIN PLASTIC DIP



## 256K (32K $\times 8$ ) NMOS ONE TIME PROGRAMMABLE ROM

- FAST ACCESS TIME: 170 ns
- 0 to $+70^{\circ} \mathrm{C}$ STANDARD TEMP. RANGE
- SINGLE +5V POWER SUPPLY
- $\pm 10 \%$ VCc TOLERANCE AVAILABLE
- LOW STANDBY CURRENT (40mA MAX)
- TTL COMPATIBLE DURING READ AND PROGRAM
- FAST PROGRAMMING ALGORITHM
- ELECTRONIC SIGNATURE


DIP-28
(Plastic Package)
(Ordering Information at the end of the datasheet)


## PIN NAMES

| A0-A14 | ADDRESS INPUT |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | CHIP ENABLE INPUT |
| $\overline{\mathrm{OE}}$ | OUTPUT ENABLE INPUT |
| $\mathrm{O}-07$ | DATA INPUT/OUTPUT |

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{I}}$ | All Input or Output voltages with respect to ground | +6.25 to -0.6 | V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Supply voltage with respect to ground | +14 to $-0,6$ | V |
| $\mathrm{~T}_{\mathrm{amb}}$ | Ambient temperature under bias | -10 to +80 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
|  | Voltage on pin 24 with respect to ground | +13.5 to -0.6 | V |

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING MODES

| MODE PINS | $\underset{\text { (20) }}{\overline{C E}}$ | $\overline{\mathrm{OE}}$ | $\begin{gathered} \text { (294) } \end{gathered}$ | $\begin{gathered} \text { A0 } \\ \text { (10) } \end{gathered}$ | $\begin{aligned} & V_{P P} \\ & \text { (1) } \end{aligned}$ | $V_{c c}$ <br> (28) | $\begin{gathered} \text { OUTPUTS } \\ (11-13, \\ 15-19) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | X | X | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {cc }}$ | Dout |
| OUTPUT DISABLE | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | X | $\mathrm{V}_{\text {cc }}$ | $V_{C C}$ | HIGH Z |
| STANDBY | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ | HIGH Z |
| PROGRAM | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | X | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {cc }}$ | DIN |
| VERIFY | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | X | X | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {CC }}$ | Dout |
| OPTIONAL VERIFY | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | X | X | $V_{P P}$ | $V_{C C}$ | Dout |
| PROGRAM INHIBIT | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | X | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {CC }}$ | HIGH Z |
| ELECTRONIC SIGNATURE | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{H}} \\ & \mathrm{~V}_{\mathrm{H}} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{v}_{\mathrm{IL}} \\ & \mathrm{v}_{\mathrm{IH}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}} \\ & \mathrm{~V}_{\mathrm{cc}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & \text { MAN.CODES } \\ & \text { DEV.CODE } \end{aligned}$ |

NOTE: X can be $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}} \quad \mathrm{V}_{\mathrm{H}}=12 \mathrm{~V} \pm 0.5 \mathrm{~V}$

## READ OPERATION

DC AND AC CONDITIONS

| Selection Code | $-\mathbf{1 7 X} /-20 \mathrm{X}$ | $-\mathbf{2 0 / - 2 5 / - \mathbf { 3 0 }}$ |
| :--- | :---: | :---: |
| Operating Temperature Range | 0 to $70^{\circ} \mathrm{C}$ | 0 to $70^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply ${ }^{(1,2)}$ | $5 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V} \pm 10 \%$ |
| $\mathrm{~V}_{\mathrm{PP}}$ Voltage (2) | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ |

DC AND OPERATING CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. (3) | Max. |  |
| $\mathrm{l}_{\mathrm{LI}}$ | Input Load Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IPP1(2) | Vpp Current Read Standby | $\mathrm{V}_{\mathrm{PP}}=5.5 \mathrm{~V}$ |  |  | 5 | mA |
| $\mathrm{ICC1}^{(2)}$ | $V_{\text {CC }}$ Current Standby | $\overline{\mathrm{CE}}=\mathrm{V}_{1 H}$ |  | 20 | 40 | mA |
| ICC2(2) | $V_{\text {CC }}$ Current Active | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  | 45 | 100 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 |  | +0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{PP} \text { (2) }}$ | VPP Read Voltage | $\mathrm{V}_{C C}=5 \mathrm{~V} \pm 0.25 \mathrm{~V}$ | 3.8 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |

AC CHARACTERISTICS

| Symbol | Parameter | $\mathrm{V}_{\text {CC }} \pm$ 5\% | 27256-17X |  | 27256-20X |  | 27256-25 |  | 27256-30 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{\|c\|} \hline V_{C C} \pm 10 \% \\ \hline \text { Test Conditions } \\ \hline \end{array}$ |  |  | 27256-20 |  |  |  |  |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{A C C}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 170 |  | 200 |  | 250 |  | 300 | ns |
| ${ }^{\text {t Ce }}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}$ |  | 170 |  | 200 |  | 250 |  | 300 | ns |
| toe | $\overline{\mathrm{OE}}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 70 |  | 75 |  | 100 |  | 120 | ns |
| $t_{\text {DF(4) }}$ | $\overline{\mathrm{OE}}$ High to Output Float | $\overline{C E}=V_{\text {IL }}$ |  | 35 | 0 | 55 | 0 | 60 | 0 | 105 | ns |
| ${ }^{\text {toh }}$ | Output Hold from Address $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ Whichever Occurred First | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

CAPACITANCE ${ }^{(5)}\left(\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 4 | 6 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ |  | 8 | 12 | pF |

Notes: 1. $V_{\text {CC }}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$.
2. $\mathrm{V}_{\mathrm{PP}}$ may be connected directly to $\mathrm{V}_{\mathrm{CC}}$ except during programming. The supply current would then be the sum of $\mathrm{I}_{\mathrm{CC}}$ and $\mathrm{I}_{\mathrm{PP} 1}$.
3. Typical values are for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
4. This parameter is only sampled and not $100 \%$ tested. Output Float is defined as the point where data is no longer driven-see timing diagram.
5. This parameter is only sampled and not $100 \%$ tested.

## READ OPERATION (Continued)

## AC TEST CONDITIONS

Output Load: $100 \mathrm{pF}+1$ TTL Gate
Input Rise and Fall Times: $\leq 20 \mathrm{~ns}$
Input Pulse Levels: 0.45 to 2.4 V
Timing Measurement Reference Levels: Inputs 0.8 and 2 V Outputs 0.8 and 2 V

AC TESTING INPUT/OUTPUT WAVEFORM


AC TESTING LOAD CIRCUIT


## AC WAVEFORMS



## Notes:

1. Typical values are for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is only sampled and not $100 \%$ tested.
3. $\overline{\mathrm{OE}}$ may be delayed up to $\mathrm{t}_{\mathrm{ACC}}-$ t $_{\mathrm{OE}}$ after the falling edge $\overline{\mathrm{CE}}$ without impact on $t_{\mathrm{ACC}}$
4. tDF is specified from $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ whichever occurs first.

## DEVICE OPERATION

The eight modes of operations of the ST27256P are listed in the Operating Modes. A single 5V power supply is required in the read mode. All inputs are TTL levels except for $V_{P P}$ and 12V on A9 for Electronic Signature.

## READ MODE

The ST27256P has two control function, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable ( $\overline{O E}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to delay from $\overline{C E}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs after the falling edge of $\overline{O E}$, assuming that CE has been low and addresses have been stable for at least $\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{OE}}$.

## STANDBY MODE

The ST27256P has a standby mode which reduces the maximum active power current from 100 mA to 40 mA . The ST27256P is placed in the standby mode by applying a TTL high signal to the CE input. When in the standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## TWO LINE OUTPUT CONTROL

Because OTPs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:
a) the lowest possible memory power dissipation
b) complete assurance that output bus contention will not occur.
For the most efficient use of these two control lines, $\overline{C E}$ should be decoded and used as the primary device selecting function, while OE should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

## SYSTEM CONSIDERATIONS

The power switching characteristics of NMOS-E3 EPROMs require careful decoupling of the devices. The supply current, $\mathrm{I}_{\mathrm{cc}}$, has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of $\overline{C E}$. The magnitude of this transient
current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a $1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $\mathrm{V}_{\mathrm{Cc}}$ and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitors should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

## PROGRAMMING

Caution: exceeding 13 V on pin $1\left(V_{\text {PP }}\right)$ will damage the ST27256P.

When delivered, all bits of the ST27256P are in the " 1 " state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only " $0 s$ " will be programmed, both " 1 s " and " 0 s " can be present in the data word. The ST27256P is in the programming mode when $\mathrm{V}_{\mathrm{PP}}$ input is at 12.5 V and CE and is at TTL low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

## FAST PROGRAMMING ALGORITHM

Fast Programming Algorithm rapidly programs ST27256P EPROMs using an efficient and reliable method suited to the production programming environment. Programming reliability is also ensured as the incremental program margin of each bytes is continually monitored to determine when it has been successfully programmed. A flowchart of the ST27256P Fast Programming Algorithm is shown on the last page. The Fast Programming Algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial CE pulse (s) is one millisecond, which will then be followed by a longer overprogram pulse of length 3 Xmsec . ( X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular ST27256P location), before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the over program pulse is applied. The entire sequence of program pulses and byte verifications is performed at $\mathrm{V}_{\mathrm{Cc}}=6 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{PP}}=12.5 \mathrm{~V}$. When the Fast Programming cycle has been completed, all bytes should be compared to the original data with $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=5 \mathrm{~V}$.

## DEVICE OPERATION (Continued)

## PROGRAM INHIBIT

Programming of multiple ST27256Ps in parallel with different data is also easily accomplished. Except for CE, all like inputs (including OE) of the parallel ST27256P may be common. A TTL low pulse applied to a ST27256P's CE input, with VPP at 12.5 V , will program that ST27256P. A high level CE input inhibits the other ST27256Ps from being programmed.

## PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with $\overline{O E}$ at $\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CE}}$ at $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{PP}}$ at 12.5 V .

## OPTIONAL VERIFY

The optional verify may be performed instead of the verify mode. It is performed with OE at $\mathrm{V}_{\mathrm{IL}}$, CE at $\mathrm{V}_{\text {IL }}$ (as opposed to the standard verify which has $C E$ at $V_{I H}$ ), and $V_{P P}$ at 12.5 V . The outputs will three-state according to the signal presented to $\overline{\mathrm{OE}}$. Therefore, all devices with $\mathrm{V}_{\mathrm{PP}}=12.5 \mathrm{~V}$ and $\mathrm{OE}=\mathrm{V}_{\mathrm{l}}$ will present data on the bus independent of the CE state. When parallel programming several devices which share the common bus, $\mathrm{V}_{\text {PP }}$ should be lowered to $\mathrm{V}_{\mathrm{CC}}(=6 \mathrm{~V})$ and the normal read mode used to execute a program verify.

## ELECTRONIC SIGNATURE

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C}$ $\pm 5^{\circ} \mathrm{C}$ ambient temperature range that is required when programming the ST27256P. To activate this mode, the programming equipment must force 11.5 V to 12.5 V on address line A9 (pin 24) of the ST27256P.
Two identifier bytes may then be sequenced from the device outputs by toggling address line AO (pin 10) from $V_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$. All other address lines must be held at $\mathrm{V}_{\mathrm{IL}}$ during Electronic Signature mode. Byte $0\left(A 0=V_{I L}\right)$ represents the manufacturer code and byte $1\left(A 0=V_{I H}\right)$ the device identifier code. For the SGS-THOMSON ST27256P, these two identifier bytes are given below.
All identifiers for manufacturer and device codes will possess odd parity, with the MSB (07) defined as the parity bit.

ELECTRONIC SIGNATURE MODE

| PINS | A0 <br> $(10)$ | 07 <br> $(19)$ | 06 <br> $(18)$ | 05 <br> $(17)$ | 04 <br> $(16)$ | 03 <br> $(15)$ | 02 <br> $(13)$ | 01 <br> $(12)$ | 00 <br> $(11)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MANUFACTURER CODE | $\mathrm{V}_{\mathrm{IL}}$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 |
| DEVICE CODE | $\mathrm{V}_{\mathrm{IH}}$ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 04 |

PROGRAMMING OPERATION $\left(T_{\mathrm{amb}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}{ }^{(1)}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}{ }^{(1)}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}\right.$

DC AND OPERATING CHARACTERISTIC:

| Symbol | Parameter | Test Conditions (See note 1) | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{ILI}^{\text {l }}$ | Input Current (All Inputs) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level (All Inputs) |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage During Verify | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage During Verify | $\mathrm{IOH}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | $\checkmark$ |
| ICC2 | $\mathrm{V}_{\text {CC }}$ Supply Current (Program \& Verify) |  |  |  | 100 | mA |
| IPP2 | VPP Supply Current (Program) | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 50 | mA |
| $\mathrm{V}_{\text {ID }}$ | A9 Electronic Signature Voltage |  | 11.5 |  | 12.5 | V |

## AC CHARACTERISTICS

| Symbol | Parameter | Test Conditions (See note 1) | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $t_{\text {AS }}$ | Address Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| toes | $\overline{\text { OE Setup Time }}$ |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DS }}$ | Data Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DFP(4) }}$ | Output Enable Output Float Delay |  | 0 |  | 130 | ns |
| tVPS | $V_{\text {PP }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tvcs | $V_{\text {CC }}$ Setup Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tpW | $\overline{\mathrm{CE}}$ Initial Program Pulse Width | (see Note 3) | 0.95 | 1.0 | 1.05 | ms |
| topw | $\overline{\mathrm{CE}}$ Overprogram Pulse Width | (see Note 2) | 2.85 |  | 78.75 | ms |
| toe | Data Valid from $\overline{\mathrm{OE}}$ |  |  |  | 150 | ns |

## Notes:

1. $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$.
2. The length of the overprogram pulse may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value X .
3. Initial Program Pulse width tolerance is $1 \mathrm{msec} \pm 5 \%$.
4. This parameter is only sampled and not $100 \%$ tested.

Output Float is defined as the point where data is no longer driven (see timing diagram).

PROGRAMMING WAVEFORMS


## Notes:

1. The input timing reference level is 0.8 V for a $\mathrm{V}_{\mathrm{IL}}$ and 2 V for a $\mathrm{V}_{\mathrm{IH}}$.
2. $t_{O E}$ and $t_{D F P}$ are characteristics of the device but must be accommodated by the programmer.
3. When programming the ST 27256 P a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}$ and GROUND to suppress spurious voltage transients which can damage the device.

## FAST PROGRAMMING FLOWCHART



## ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| ST27256-17XCP | 170 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST27256-20XCP | 200 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST27256-20CP | 200 ns | $5 \mathrm{~V}_{ \pm} \pm \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST27256-25CP | 250 ns | $5 \mathrm{~V}_{ \pm}+10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST27256-30CP | 300 ns | $5 \mathrm{~V}_{ \pm 10 \%}$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |

## PACKAGE MECHANICAL DATA

28-PIN PLASTIC DIP


| Dim. | mm |  |  | inches |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  |  |  |  |  |
| a 1 |  | 0.63 |  |  | 0.025 |  |
| B |  | 0.45 |  |  | 0.018 |  |
| b1 | 0.23 |  | 0.31 | 0.009 |  | 0.012 |
| b2 |  | 1.27 |  |  | 0.050 |  |
| C |  |  |  |  |  |  |
| D |  |  | 37.34 |  |  | 1.470 |
| E | 15.20 |  | 16.68 | 0.598 |  | 0.657 |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 33.02 |  |  | 1.300 |  |
| e4 |  |  |  |  |  |  |
| F |  |  | 14.10 |  |  | 0.555 |
| I |  | 4.45 |  |  | 0.175 |  |
| L |  | 3.30 |  |  | 0.130 |  |
| K1 |  |  |  |  |  |  |
| K2 |  |  |  |  |  |  |

## 64K ( $8 \mathrm{~K} \times 8$ ) CMOS ONE TIME PROGRAMMABLE ROM

- COMPATIBLE TO TS27C64A EPROM (ELECTRICAL PARAMETERS, PROGRAMMING)
- PROGRAMMING VOLTAGE 12.5 V
- HIGH SPEED PROGRAMMING
- 28-PIN JEDEC APPROVED PIN-OUT
- 32-PIN JEDEC APPROVED PIN-OUT (PLCC)
- IDEAL FOR AUTOMATIC INSERTION

(Ordering Information at the end of the datasheet)

PIN CONNECTIONS


PIN NAMES

| $A 0-A 12$ | ADDRESS |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | CHIP ENABLE |
| $\overline{\mathrm{OE}}$ | OUTPUT ENABLE |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | OUTPUTS |
| $\overline{\mathrm{PGM}}$ | PROGRAM |
| NC | NON CONNECTED |
| DU | DO NOT USE |

BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATINGS( ${ }^{(1)}$

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {amb }}$ | Operating temperature range TS27C64A-C TS27C64A-V TS27C64A-T | $\begin{gathered} T_{L} \text { to } T_{H} \\ 0 \text { to }+70 \\ -40 \text { to }+85 \\ -40 \text { to }+105 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{PP}}{ }^{(2)}$ | Supply voltage | -0.6 to +14 | V |
| $\mathrm{V}_{\text {IN }}{ }^{(2)}$ | Input voltages A9 <br> Except $V_{\text {PP }}$, A9 | $\begin{aligned} & -0.6 \text { to }+13.5 \\ & -0.6 \text { to }+6.25 \end{aligned}$ | V |
| $P_{D}$ | Max power dissipation | 1.5 | W |
|  | Lead temperature (Soldering: 10 seconds) | +300 | ${ }^{\circ} \mathrm{C}$ |

Notes: 1. "Maximum ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating temperature range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical characteristics" provides conditions for actual device operation.
2. With respect to GND

OPERATING MODES

|  | $\overline{C E}$ | $\overline{O E}$ | A9 | $\overline{\text { PGM }}$ | $\mathrm{V}_{\mathbf{P P}}$ | $\mathrm{V}_{\text {cc }}$ | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\text {IL }}$ | X | $\mathrm{V}_{1 H}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{V}_{\text {cc }}$ | Dout |
| OUTPUT DISABLE | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {cc }}$ | Hi-Z |
| STANDBY | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{C C}$ | Hi-Z |
| HIGH SPEED PROGRAMMING | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{1 \mathrm{H}}$ | X | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $V_{C C}$ | DIN |
| PROGRAM VERIFY | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | X | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {CC }}$ | Dout |
| PROGRAM INHIBIT | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{CC}}$ | Hi-Z |
| ELECTRONIC SIGNATURE( ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{H}}{ }^{(2)}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{C C}$ | CODE |

Notes: 1. X can be either $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}-2$. $\mathrm{V}_{\mathrm{H}}=12.0 \mathrm{~V}_{ \pm 0} .5 \mathrm{~V}$
3. All address lines at $\mathrm{V}_{\mathrm{IL}}$ except A 9 and A 0 that is toggled from $\mathrm{V}_{\mathrm{IL}}$ (manufacturer code: 9B) to $\mathrm{V}_{\mathrm{IH}}$ (type code: 08).

## EAD OPERATION

こ CHARACTERISTICS ( $T_{\mathrm{amb}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}$; Unless otherwise specified)

| jymbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. ${ }^{(1)}$ | Max. |  |
| lı | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| lo | Output Leakage Current | $\begin{aligned} & V_{\text {OUT }}=V_{\text {CC }} \text { or } G N D, \\ & C E=V_{I H} \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {PP }}$ Read Voltage |  | $\mathrm{V}_{\mathrm{CC}}-0.7$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{cc}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=0 \mu \mathrm{~A} \end{aligned}$ |  |  | $\begin{gathered} 0.45 \\ 0.1 \\ \hline \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=0 \mu \mathrm{~A} \end{aligned}$ | $\begin{array}{\|c} 2.4 \\ \mathrm{~V}_{\mathrm{CC}}-0.1 \\ \hline \end{array}$ |  |  | V |
| l CC 2 | VCC Supply Active Current TTL Levels | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}, \text { Inputs }=\mathrm{V}_{\mathrm{IH}} \text { or } \\ & \mathrm{V}_{\mathrm{IL}}, \mathrm{f}=5 \mathrm{MHz}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \end{aligned}$ |  | 10 | 30 | mA |
| ICCSB1 | $\mathrm{V}_{\text {CC }}$ Supply Standby Current | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 0.5 | 1 | mA |
| ICCSB2 | $V_{\text {CC }}$ Supply Standby Current | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {CC }}$ |  | 10 | 100 | $\mu \mathrm{A}$ |
| IPP1 | $\mathrm{V}_{\text {PP }}$ Read Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |

Note: 1. Typical conditions are for operation at: $\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$, and $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

## AC CHARACTERISTICS ${ }^{(1)}\left(T_{a m b}=T_{L}\right.$ to $\left.T_{H}\right)$

| Symbol | Parameter | Test Conditions | $\begin{gathered} \text { 27C64A } \\ -15 \end{gathered}$ |  | $\begin{gathered} 27 C 64 A \\ -20 \end{gathered}$ |  | $\begin{gathered} \text { 27C64A } \\ -25 \end{gathered}$ |  | $\begin{gathered} 27 C 64 A \\ -30 \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{A C C}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 150 |  | 200 |  | 250 |  | 300 | ns |
| $t_{\text {CE }}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{O E}=V_{\text {IL }}$ |  | 150 |  | 200 |  | 250 |  | 300 | ns |
| toe | Output Enable to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 75 |  | 80 |  | 100 |  | 120 | ns |
| $\mathrm{t}_{\mathrm{DF}}(2,4)$ | $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ High to | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 | 50 | 0 | 50 | 0 | 60 | 0 | 105 | ns |
| ${ }^{\text {O }} \mathrm{OH}$ | Output Hold from $\qquad$ addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ whichever occured first | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

CAPACITANCE $\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ (Note 3)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 4 | 6 | pF |
| $\mathrm{C}_{\text {out }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ |  | 8 | 12 | pF |

Notes: 1. V $V_{C C}$ must be applied at the same time or before $V_{P P}$ and removed after or at the same time as $V_{P P} \cdot V_{P P}$ may be connected to $V_{C C}$ except during program.
2. The tDF compare level is determined as follows:

High to THREE-STATE, the measured $\mathrm{V}_{\mathrm{OH}}(\mathrm{DC})-0.1 \mathrm{~V}$
Low to THREE-STATE the measured $\mathrm{V}_{\mathrm{OL}}(\mathrm{DC})+0.1 \mathrm{~V}$.
3. Capacitance is guaranteed By periodic testing. $\mathrm{T}_{\mathrm{amp}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$.
4. $T_{D F}$, is specified from OE or CE whichever occurs first. This parameter is only sampled and not $100 \%$ tested.

## AC TEST CONDITIONS

Output Load: $\quad 1 \mathrm{TTL}$ gate and $\mathrm{CL}=100 \mathrm{pF}$ Input Rise and Fall Times $\leq 20 \mathrm{~ns}$ Input pulse levels: $\quad 0.45 \mathrm{~V}$ to 2.4 V Timing Measurement Reference Level Inputs, Outputs 0.8 V and 2 V

## AC TESTING INPUT/OUTPUT WAVEFORM



AC TESTING LOAD CIRCUIT


AC WAVEFORMS


## Notes:

1. Typical values are for $T_{\text {amb }}=25^{\circ} \mathrm{C}$ and nominal supply voltage
2. This parameter is only sampled and not $100 \%$ tested.
3. $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge $\overline{C E}$ without impact on $t_{A C C}$
4. tDFis specified form $\overline{O E}$ or $C E$ whichever occurs first.

## DEVICE OPERATION

The seven modes of operation of the TS27C64A are listed in the Operating Modes table. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for $\mathrm{V}_{\mathrm{pp}}$.

## READ MODE

The TS27C64A has two control functions, both of wich must be logically active in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{A C C}$ ) is equal to the delay from CE to Output (tCE). Data is available at the outputs after a delay of toe from the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{A C C}$-toE.

## STANDBY MODE

The TS27C64A has a standby mode which reduces the maximum power dissipation to 5.5 mW . The TS27C64A is placed in the standby mode by applying a TTL high signal to the CE input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\mathrm{OE}}$ input.

## OUTPUT OR-TYING

Because OTPs are usually used in larger memory arrays, we have provided two control lines which accomodate this multiple memory connection. The two control lines allow for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.

To use these control lines most efficiently, $\overline{C E}$ should be decoded and used as the primary device selecting function, while OE should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## PROGRAMMING

Caution: Exceeding 14 V on $V_{p p}$ pin will damage the TS27C64A.
Initially, all bits of the TS27C64A are in the "1" state. Data is introduced by selectively programming " 0 s " into the desired bit locations. Although only "Os" will be programmed, both " 1 s " and " 0 s " can be presented in the data word.

The TS27C64A is in the programming mode when the $\mathrm{V}_{\mathrm{pp}}$ input is at 12.5 V and $\overline{\mathrm{CE}}$ and PGM are both at TTL Low. It is required that a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\mathrm{V}_{\mathrm{pp}}, \mathrm{V}_{\mathrm{Cc}}$ and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
Programming of multiple TS27C64As in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel TS27C64As may be connected together when they are programmed with the same data. A low level TTL pulse applied to the PGM input programs the paralleled TS27C64As.

## HIGH SPEED PROGRAMMING

The high speed programming algorithm described in the flow chart rapidly programs TS27C64A using an efficient and reliable method particularly suited to the production programming environment. Typical programming times for individual devices are on the order of 1 minute.

## PROGRAM INHIBIT

Programming of multiple TS27C64As in parallel with different data is also easily accomplished by using the program inhibit mode. A high level on CE or $\overline{\text { PGM }}$ inputs inhibits the other TS27C64As from from being programmed. Except for CE, all like inputs (including OE) of the parallel TS27C64As may be common. A TTL low-level pulse applied to a TS27C64A $\overline{C E}$ and $\overline{\text { PGM }}$ inputs with $V_{p p}$ at 12.5 V will program that TS27C64A.

## PROGRAM VERIFY

A verify may be performed on the programmed bits to determine that they were correctly programmed. The verify is performed with $\overline{C E}$ and $\overline{O E}$ at $V_{I L}$, $\overline{P G M}$ at $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{pp}}$ at 12.5 V .

## ELECTRONIC SIGNATURE MODE

Electronic signature mode allows the reading out of a binary code that will indentify the EPROM manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ ambient temperature range that is required when programming the TS27C64A. To activate this mode the programming equipment must force 11.5 V to 12.5 V on address line A9 of the TS27C64A. Two bytes may then be sequenced from the device outputs by toggling address line $A 0$ from $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{IH}}$. All other address lines must be held at $V_{\text {IL }}$ during electonic signature mode.

PROGRAMMING OPERATIONS ${ }^{(1)}\left(\mathrm{T}_{\mathrm{amb}}=25 \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}\right)$
DC AND OPERATING CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{I}_{\mathrm{I}}$ | Input Current (all inputs) | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Level (all inputs) |  | -0.1 |  | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Level |  | 2.0 |  | $\mathrm{~V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output low voltage during verify | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output high voltage during verify | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{I}_{\mathrm{CC} 3}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply current <br> (Program \& Verify) |  |  |  | 30 | mA |
| $\mathrm{I}_{\mathrm{PP} 2}$ | $\mathrm{~V}_{\mathrm{PP}}$ supply current (Program) | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}=\overline{\mathrm{PGM}}$ |  |  |  | 30 |

AC CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $t_{\text {AS }}$ | Address Set-up Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| toes | $\overline{\text { OE Set-up Time }}$ |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DS }}$ | Data Set-up Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{S}$ |
| ${ }_{\text {t }}{ }_{\text {d }}$ | Data Hold Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tDFP | Output enable to output float delay |  | 0 |  | 130 | ns |
| tvPs | $V_{\text {PP }}$ set-up time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tves | $\mathrm{V}_{\text {CC }}$ set-up time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tPW | $\overline{\text { PGM }}$ initial program pulse width |  | 0.95 | 1.0 | 1.05 | ms |
| $\mathrm{t}_{\text {OPW }}{ }^{(2)}$ | $\overline{\text { PGM }}$ overprogram pulse width |  | 2.85 |  | 78.75 | ms |
| tCES | $\overline{\mathrm{CE}}$ set-up time |  | 2 |  |  | $\mu \mathrm{S}$ |
| toe | Data valid from $\overline{\mathrm{OE}}$ |  |  |  | 150 | ns |

Notes: 1. $\mathrm{V}_{\mathrm{CC}}$ must be applied simultaneously or before $\mathrm{V}_{\mathrm{PP}}$ and removed simultaneously or after $\mathrm{V}_{\mathrm{PP}}$.
2. tOPW is defined in flow chart.

## AC TEST CONDITIONS

Input rise and fall times ( $10 \%$ to $90 \%$ ) 20ns

Input pulse levels
Input timing reference level Output timing reference level
0.45 V to 2.4 V
0.8 V and 2.0 V
0.8 V and 2.0 V

HIGH SPEED PROGRAMMING WAVEFORMS


1. The input timing reference level is 0.8 V for $\mathrm{V}_{\mathrm{IL}}$ and 2.0 V for $\mathrm{V}_{\mathrm{IH}}$.
2. TOE $^{\text {Ond }}$ TDFP are characteristics of the device but must be be accommodated by the programmer.
3. When programming the TS27C64A, a $0.1 \mu \mathrm{~F}$ capacitor is required across VPP and ground to suppress spurious voltage transiens which can damage the device.

HIGH SPEED PROGRAMMING FLOW CHART


ORDERING INFORMATION (TS27C64AP)

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :---: | :---: | :---: | :---: | :---: |
| TS27C64A-15CP | 150 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-20CP | 200 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-25CP | 250 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-30CP | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-15VP | 150 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-20VP | 200 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-25VP | 250 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-30VP | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-15TP | 150 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-20TP | 200 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-25TP | 250 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | DIP-28 |
| TS27C64A-30TP | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | DIP-28 |

## PACKAGE MECHANICAL DATA

28-PIN PLASTIC DIP


ORDERING INFORMATION (TS27C64AFN)

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :---: | :---: | :---: | :---: | :---: |
| TS27C64A-15CFN | 150 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | PLCC32 |
| TS27C64A-20CFN | 200 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | PLCC32 |
| TS27C64A-25CFN | 250 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | PLCC32 |
| TS27C64A-30CFN | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | PLCC32 |
| TS27C64A-15VFN | 150 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | PLCC32 |
| TS27C64A-20VFN | 200 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | PLCC32 |
| TS27C64A-25VFN | 250 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | PLCC32 |
| TS27C64A-30VFN | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | PLCC32 |
| TS27C64A-15TFN | 150 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | PLCC32 |
| TS27C64A-20TFN | 200 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | PLCC32 |
| TS27C64A-25TFN | 250 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | PLCC32 |
| TS27C64A-30TFN | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | PLCC32 |

## PACKAGE MECHANICAL DATA

PLCC32 32-LEAD PLASTIC LEADED CHIP CARRIER


## 256K (32K x 8) CMOS ONE TIME PROGRAMMABLE ROM

- COMPATIBLE TO ST27C256 EPROM (ELECTRICAL PARAMETER, PROGRAMMING)
- PROGRAMMING VOLTAGE 12.5V.
- HIGH SPEED PROGRAMMING
- 28-PIN JEDEC APPROVED PIN-OUT
- 32-PIN JEDEC APPROVED PIN OUT
- IDEAL FOR AUTOMATIC INSERTION


## DESCRIPTION

The ST27C256P and ST27C256FN are high speed 262,144K bit One Time Programmable (OTP) CMOS ROM ideally suited for applications where fast turn-around is an important requirement.
The ST27C256P is packaged in a 28 -pin dual-inline plastic package, the ST27C256FN in a 32-pin PLCC plastic package, and therefore can not be re-written. Programming is performed according to standard SGS-THOMSON 256K EPROM procedure.

PIN NAMES

| $A 0-A 14$ | ADDRESS |
| :--- | :--- |
| $\overline{C E}$ | CHIP ENABLE |
| $\overline{O E}$ | OUTPUT ENABLE |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | OUTPUTS |
| $N C$ | NON CONNECTED |
| $D U$ | DO NOT USE |



## BLOCK DIAGRAM



MAXIMUM RATINGS (Note 1)

| Symbol | Rating | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{amb}}$ | Operating temperature range ST27C256-C ST27C256-V ST27C256-T | $\begin{gathered} T_{L} \text { to } T_{H} \\ 0 \text { to }+70 \\ -40 \text { to }+85 \\ -40 \text { to }+105 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range | +65 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{VPP}^{(2)}$ | Supply voltage | -0.6 to +14 | V |
| $\mathrm{V}_{\text {in }}(2)$ | Input voltages A9 <br> Except $V_{P P}$, A9 | $\begin{aligned} & -0.6 \text { to }+13.5 \\ & -0.6 \text { to }+6.25 \end{aligned}$ | V |
| $P_{\text {D }}$ | Max power dissipation | 1.5 | W |
|  | Lead temperature (Soldering: 10 seconds) | +300 | ${ }^{\circ} \mathrm{C}$ |

Notes: 1. "Maximum ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating temperature range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical characteristics" provides conditions for actual device operation.
2. With respect to $V_{S S}$

OPERATING MODES

|  | $\overline{C E}$ | $\overline{\mathbf{O E}}$ | A9 | $V_{\text {PP }}$ | $\mathrm{V}_{\mathrm{cc}}$ | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\text {IL }}$ | X | $\mathrm{V}_{\text {CC }}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{D}_{\text {Out }}$ |
| OUTPUT DISABLE | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{C C}$ | Hi-Z |
| STANDBY | $\mathrm{V}_{\mathrm{IH}}$ | X | X | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | Hi-Z |
| HIGH SPEED PROGRAMMING | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{CC}}$ | DIN |
| PROGRAM VERIFY | $\mathrm{V}_{1 \mathrm{H}}$ | $\mathrm{V}_{\text {IL }}$ | X | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{CC}}$ | Dout |
| PROGRAM INHIBIT | $\mathrm{V}_{1 \mathrm{H}}$ | $\mathrm{V}_{1 \mathrm{H}}$ | X | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{CC}}$ | Hi-Z |
| ELECTRONIC SIGNATURE(3) | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{H}}{ }^{(2)}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | CODE |

Notes: 1. X can be either $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{I \mathrm{H}}-2-\mathrm{V}_{\mathrm{H}}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
3. All address lines at $V_{I L}$ except $A 9$ and $A 0$ that is toggled from $V_{I L}$ (manufacturer code: $9 B$ ) to $V_{I H}$ (type code: 04 ).

## READ OPERATION

JC CHARACTERISTICS ( $T_{a m b}=T_{L}$ to $T_{H}, V_{C C}=5 V_{ \pm} 10 \%, V_{S S}=0 V$; Unless otherwise specified)

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. ${ }^{(1)}$ | Max. |  |
| lı | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{V}_{\mathrm{SS}}, \\ & \mathrm{CE}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{PP}}$ Read Voltage |  | $\mathrm{V}_{\text {CC }}-0.7$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=0 \mu \mathrm{~A} \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 0.45 \\ 0.1 \\ \hline \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=0 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} 2.4 \\ \mathrm{~V}_{\mathrm{CC}}-0.1 \\ \hline \end{gathered}$ |  |  | V |
| Icc2 | $\mathrm{V}_{\mathrm{CC}}$ Supply Active Current TTL Levels | $\begin{aligned} & \overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}, \text { Inputs }=\mathrm{V}_{\mathrm{IH}} \text { or } \\ & \mathrm{V}_{\mathrm{LL}}, \mathrm{f}=5 \mathrm{MHz}, \mathrm{I} / \mathrm{O}=0 \mathrm{~mA} \\ & \hline \end{aligned}$ |  | 10 | 30 | mA |
| ICCSB1 | $\mathrm{V}_{\text {CC }}$ Supply Standby Current | $\overline{\mathrm{CE}}=\mathrm{V}_{1 \mathrm{H}} \overline{\mathrm{OE}}=$ inputs |  | 0.05 | 1 | mA |
| lccse2 | $\mathrm{V}_{\text {CC }}$ Supply Standby Current | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V}, \overline{\mathrm{OE}}=$ Inputs |  | 1 | 10 | $\mu \mathrm{A}$ |
| IPP1 | VPP Read Current | $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |

vote: 1. Typical conditions are for operation at: $T_{a m b}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$, and $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

IC CHARACTERISTICS ${ }^{(1,2,3)}\left(T_{a m b}=T_{L}\right.$ to $\left.T_{H}\right)$

| Symbol | Parameter | Test Conditions | $\begin{gathered} \text { 27C256 } \\ \hline 17 \end{gathered}$ |  | $\begin{gathered} 27 \mathrm{C} 256 \\ -20 \end{gathered}$ |  | $\begin{gathered} \text { 27C256 } \\ -25 \end{gathered}$ |  | $\begin{gathered} 27 \mathrm{C} 256 \\ -30 \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}$ |  | 170 |  | 200 |  | 250 |  | 300 | ns |
| $t_{\text {CE }}$ | $\overline{\mathrm{CE}}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 170 |  | 200 |  | 250 |  | 300 | ns |
| toe | Output Enable to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 75 |  | 75 |  | 100 |  | 120 | ns |
| $\mathrm{t}_{\mathrm{DF}}{ }^{(2)(4)}$ | $\overline{\text { OE }}$ or $\overline{\mathrm{CE}}$ High to | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 | 50 | 0 | 55 | 0 | 60 | 0 | 75 | ns |
| ${ }^{\text {toh }}$ | Output Hold from addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ whichever occured first | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

SAPACITANCE $\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 4 | 6 | pF |
| $\mathrm{C}_{\text {out }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ |  | 8 | 12 | pF |

lotes: 1. $V_{C C}$ must be applied at the same time or before $V_{P P}$ and removed after or at the same time as $V_{P P} \cdot V_{P P}$ may be connected to $V_{C C}$ except during program.
2. The tDF compare level is determined as follows:

High to THREE-STATE, the measured $\mathrm{V}_{\mathrm{OH}}(\mathrm{DC})-0.1 \mathrm{~V}$
Low to THREE-STATE the measured $\mathrm{V}_{\mathrm{OL}}(\mathrm{DC})+0.1 \mathrm{~V}$.
3. Capacitance is guaranteed By periodic testing. $T_{a m b}=+25^{\circ} \mathrm{C}, f=1 \mathrm{MHz}$.
4. $T_{D F}$, is specified from OE or CE whichever occurs first. This parameter is only sampled and not $100 \%$ tested.

## AC TEST CONDITIONS

| Output Load: 1 TTL gate and $\mathrm{CL}=100 \mathrm{pF}$ |
| :--- |
| Input Rise and Fall Times |
| Input pulse levels: |
| Timing Measurement Reference Level |
| Inputs, Outputs |
| In |

AC TESTING INPUT/OUTPUT WAVEFORM


AC TESTING LOAD CIRCUIT


AC WAVEFORMS


## Notes:

1. Typical values are for $T_{a m b}=25^{\circ} \mathrm{C}$ and nominal supply voltage
2. This parameter is only sampled and not $100 \%$ tested.
3. $\overline{O E}$ may be delayed up to $t_{A C C}-t_{O E}$ after the falling edge $\overline{C E}$ without impact on $t_{A C C}$
4. tDFis specified form OE or CE whichever occurs first.

## DEVICE OPERATION

The seven modes of operation of the ST27C256 are listed in the Operating Modes table. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for $\mathrm{V}_{\mathrm{pp}}$.

## READ MODE

The ST27C256 has two control functions, both of wich must be logically active in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{A C C}$ ) is equal to the delay from $\overline{C E}$ to Output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs after a delay of toe from the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{\text {ACC }}-\mathrm{t}_{\mathrm{O}}$.

## STANDBY MODE

The ST27C256 has a standby mode which reduces the maximum power dissipation to 5.25 mW . The ST27C256 is placed in the standby mode by applying a TTL high signal to the CE input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{O E}$ input.

## OUTPUT OR-TYING

Because OTPs are usually used in larger memory arrays, we have provided two control lines which accomodate this multiple memory connection. The two control lines allow for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.
To use these control lines most efficiently, $\overline{\mathrm{CE}}$ should be decoded and used as the primary device selecting function, while OE should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

## PROGRAMMING MODES

Caution: Exceeding 14V on Vpp pin will damage the ST27C256.
Initially, all bits of the ST27C256 are in the " 1 " state. Data is introduced by selectively programming "Os" into the desired bit locations. Although only "'0s" will be programmed, both " 1 s " and " 0 s " can be presented in the data word.

The ST27C256 is in the programming mode when the $\mathrm{V}_{\text {pp }}$ input is at 12.5 V and $\overline{\mathrm{CE}}$ and $\overline{\mathrm{PGM}}$ are both at TTL Low. It is required that a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\mathrm{V}_{\mathrm{p}}, \mathrm{V}_{\mathrm{cc}}$ and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
Programming of multiple ST27C256s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled ST27C256s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the CE input programs the paralleled ST27C256s.

## HIGH SPEED PROGRAMMING

The high speed programming algorithm described in the flow chart rapidly programs ST27C256 using an efficient and reliable method particularly suited to the production programming environment. Typical programming times for individual devices are on the order of 5 minute.

## PROGRAM INHIBIT

Programming of multiple ST27C256s in parallel with different data is also easily accomplished by using the program inhibit mode. A high level on CE inputs inhibits the other ST27C256s from being programmed. Except for $\overline{C E}$, all like inputs (including OE) of the parallel ST27C256s may be common. A TTL low-level pulse applied to a ST27C256 $\overline{\mathrm{CE}}$ input with $\mathrm{V}_{\mathrm{pp}}$ at 12.5 V will program that ST27C256.

## PROGRAM VERIFY

A verify may be performed on the programmed bits to determine that they were correctly programmed. The verify is performed with $\overline{\mathrm{OE}}$ at VIL, $\overline{\mathrm{CE}}$ at $\mathrm{V}_{\mathrm{IH}}$, and $\mathrm{V}_{\mathrm{PP}}$ at 12.5 V .

## ELECTRONIC SIGNATURE MODE

Electronic signature mode allows the reading out of a binary code that will indentify the EPROMs manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ ambient temperature range that is required when programming the ST27C256. To activate this mode the programming equipment must force 11.5 V to 12.5 V on address line A9 of the ST27C256. Two bytes may then be sequenced from the device outputs by toggling address line $A O$ from $V_{I L}$ to $V_{I H}$. All other address lines must be held at $\mathrm{V}_{\mathrm{IL}}$ during electonic signature mode.

PROGRAMMING CHARACTERISTICS $\left(T_{\mathrm{amb}}=25 \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}\right.$ ) DC AND OPERATING CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $I_{1}$ | Input Current (all inputs) | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level (all inputs) |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage during verify | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage during verify | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| I'C3 | $\mathrm{V}_{\mathrm{CC}}$ Supply current (Program \& Verify) |  |  |  | 40 | mA |
| IPP2 | $\mathrm{V}_{\text {PP }}$ supply current (Program) | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  |  | 30 | mA |

AC CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $t_{\text {AS }}$ | Address Set-up Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| toes | $\overline{\text { OE Set-up Time }}$ |  | 2 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Set-up Time |  | 2 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {AH }}$ | Address Hold Time |  | 0 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DH }}$ | Data Hold Time |  | 2 |  |  | $\mu \mathrm{s}$ |
| t ${ }_{\text {DFP }}$ | Output enable to output float delay |  | 0 |  | 130 | ns |
| tVPS | $\mathrm{V}_{\text {PP }}$ set-up time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tvcs | $V_{\text {CC }}$ set-up time |  | 2 |  |  | $\mu \mathrm{S}$ |
| tPW | $\overline{\text { PGM }}$ initial program pulse width |  | 0.95 | 1.0 | 1.05 | ms |
| $\mathrm{t}_{\text {OPW }}{ }^{(2)}$ | $\overline{\mathrm{CE}}$ overprogram pulse width |  | 2.85 |  | 78.75 | ms |
| $\mathrm{t}_{\mathrm{OE}}$ | Data valid from $\overline{\mathrm{OE}}$ |  |  |  | 150 | ns |

Notes: 1. $\mathrm{V}_{\mathrm{CC}}$ must be applied simultaneously or before $\mathrm{V}_{\mathrm{PP}}$ and removed simultaneously or after $\mathrm{V}_{\mathrm{PP}}$.
2. $t_{\text {OPW }}$ is defined in flow chart.

## AC TEST CONDITIONS

Input rise and fall times ( $10 \%$ to $90 \%$ ) $\leq 20 \mathrm{~ns}$

Input pulse levels
Input timing reference level
0.45 V to 2.4 V

Output timing reference level

HIGH SPEED PROGRAMMING WAVEFORMS


1. The input timing reference level is 0.8 V for $\mathrm{V}_{\mathrm{IL}}$ and 2.0 V for $\mathrm{V}_{\mathrm{IH}}$.
2. TOE and tDFP are characteristics of the device but must be be accommodated by the programmer.
3. When programming the $\mathrm{ST} 27 \mathrm{C} 256, \mathrm{a} 0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{PP}}$ and ground to suppress spurious voltage transiens which can damage the device.

HIGH SPEED PROGRAMMING FLOW CHART


ORDERING INFORMATION (ST27C256P)

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :---: | :---: | :---: | :---: | :---: |
| ST27C256-17CP | 170 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST27C256-20CP | 200 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST27C256-25CP | 250 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST27C256-30CP | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST27C256-17VP | 170 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |
| ST27C256-20VP | 200 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |
| ST27C256-25VP | 250 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |
| ST27C256-30VP | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-28 |
| ST27C256-17TP | 170 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | DIP-28 |
| ST27C256-20TP | 200 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | DIP-28 |
| ST27C256-25TP | 250 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | DIP-28 |
| ST27C256-30TP | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | DIP-28 |

## PACKAGE MECHANICAL DATA

## 28-PIN PLASTIC DIP

|  |  | Dim. | mm |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |
|  |  | A |  |  |  |  |  |  |
|  |  | a 1 |  | 0.63 |  |  | 0.025 |  |
|  |  | B |  | 0.45 |  |  | 0.018 |  |
|  |  | b1 | 0.23 |  | 0.31 | 0.009 |  | 0.012 |
|  |  | b 2 |  | 1.27 |  |  | 0.050 |  |
|  |  | C |  |  |  |  |  |  |
|  |  | D |  |  | 37.34 |  |  | 1.470 |
|  |  | E | 15.20 |  | 16.68 | 0.598 |  | 0.657 |
|  |  | e |  | 2.54 |  |  | 0.100 |  |
|  |  | e3 |  | 33.02 |  |  | 1.300 |  |
|  |  | 04 |  |  |  |  |  |  |
|  |  | F |  |  | 14.10 |  |  | 0.555 |
|  |  | 1 |  | 4.45 |  |  | 0.175 |  |
|  |  | L |  | 3.30 |  |  | 0.130 |  |
|  |  | K1 |  |  |  |  |  |  |
|  |  | K2 |  |  |  |  |  |  |

ORDERING INFORMATION (ST27C256FN)

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :---: | :---: | :---: | :---: | :---: |
| ST27C256-17CFN | 170 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | PLCC32 |
| ST27C256-20CFN | 200 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | PLCC32 |
| ST27C256-25CFN | 250 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | PLCC32 |
| ST27C256-30CFN | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | PLCC32 |
| ST27C256-17VFN | 170 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | PLCC32 |
| ST27C256-20VFN | 200 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | PLCC32 |
| ST27C256-25VFN | 250 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | PLCC32 |
| ST27C256-30VFN | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | PLCC32 |
| ST27C256-17TFN | 170 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | PLCC32 |
| ST27C256-20TFN | 200 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | PLCC32 |
| ST27C256-25TFN | 250 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | PLCC32 |
| ST27C256-30TFN | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+105^{\circ} \mathrm{C}$ | PLCC32 |

PACKAGE MECHANICAL DATA
PLCC32-32-LEAD PLASTIC LEADED CHIP CARRIER

|  | Dim. | mm |  | inches |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |
|  | A | 3.04 | 3.55 | . 120 | . 140 |
|  | A 1 | 1.98 | 2.41 | . 078 | . 095 |
|  | B | 0.33 | 0.53 | . 013 | . 021 |
|  | B1 | 0.66 | 0.81 | . 026 | . 032 |
|  | D | 12.31 | 12.57 | . 485 | . 495 |
|  | D1 | 11.35 | 11.50 | . 447 | . 453 |
|  | D2 | 9.90 | 10.92 | . 390 | . 430 |
|  | E | 14.85 | 15.11 | . 585 | . 595 |
|  | E1 | 13.89 | 14.04 | . 547 | . 553 |
|  | E2 | 12.44 | 13.46 | . 490 | . 530 |

## EEPROM DEVICES <br> NMOS EEPROM

M8571

## 1024 BIT SERIAL S-BUS/I²C BUS NMOS EEPROM

- 10 YEAR DATA RETENTION
- SINGLE +5V POWER SUPPLY
- AUTOMATIC POWER DOWN
- INTERNAL HIGH VOLTAGE AND SHAPING GENERATOR
- SELF TIMED E/W OPERATION
- AUTOMATIC ERASE BEFORE WRITE
- 3-WIRES S-BUS (I2C BUS COMPATIBLE)
- 2 CHIP SELECT FOR SIMPLE

MEMORY EXTENSION

- SELF INCREMENTING ADDRESS REGISTER
- MULTI-MODE ADDRESSING (WHEN MS = $\mathrm{V}_{\mathrm{IH}}$ ALLOWING:
- PARTITIONING OF THE 1024 BITS INTO:
- $128 \times 8$ bit
- $64 \times 16$ bit
- $32 \times 32$ bit
- OPCODE-LIKE ADDRESSES FOR:
- halting of a modify operation
- reading of the device "busy" status
- "block erase"' operation
- reloading of the address register with the pre-increment value


## DESCRIPTION

The M8571 is a 1024-bit Electrically Erasable Programmable Read Only Memory (EEPROM). It allows partitioning of the 1024 -bit into: $128 \times 8$-bit (bytes); $64 \times 16$-bit (words); $32 \times 32$-bit (pages).
The M8571 is manufactured with SGSTHOMSON's reliable floating gate technology. Addresses and data are transferred serially via a threeline bidirectional bus (S-BUS). When the MS pin is at $\mathrm{V}_{\mathrm{IL}}$ the device works like the PCD 8571 CMOS RAM. The built-in address register is incremented automatically after writing or reading of each address partition.
The M8571 is designed and tested for applications requiring up to 10.000 erase/write cycles and data retention in excess than 100 years.
The M8571 is available in 8-pin dual in-line plastic and ceramic packages.

## PIN DESCRIPTION

- VCC; GND: Power supplies.
- SCL: Clock line for the S-BUS system.
- SEN: Start/Stop line for the S-BUS system.
- SDA: Data line for the S-BUS system (open drain).
- CS1/CS2: Chip Select inputs. In order to select a device the 2 bits (7th and 6th) in the first byte

PIN CONNECTIONS


## PIN NAMES

| CS | CHIP SELECT INPUTS |
| :--- | :--- |
| SEN | START/STOP INPUT |
| SCL | CLOCK INPUT |
| SDA | DATA INPUT/OUTPUT |
| V $C C$ | POWER SUPPLY |
| GND | GROUND |
| MS | MODE SELECT INPUT |

of the interface protocol, must match the CS values.

- MS: Mode Select input to determine the operating mode of the M8571 (this pin can recognize a non standard level, $\mathrm{V}_{\mathrm{IN}} \geqslant 7.5 \mathrm{~V}$, to enable "Block Erase" operations).


## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{I}}$ | All Input or Output voltages with respect to ground | +6 to -0.6 | V |
| $\mathrm{~T}_{\mathrm{amb}}$ | Ambient temperature under bias /B1 | $/ \mathrm{B} 6$ | -10 to +80 |
|  |  | -50 to +95 | ${ }^{\circ} \mathrm{C}$ |
|  |  | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |

Stresses above those listed under "Absolute Maximum Ratings", may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS $\left(0^{\circ}\right.$ to $+70^{\circ} \mathrm{C}$, for standard Temperature $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ for extended Temperature, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified)

DC AND OPERATING CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC2}}$ | $\mathrm{V}_{\text {CC }}$ Current Active |  |  | 10 | 20 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 |  | 1.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 3.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA}$ |  |  | 0.4 | V |

AC CHARACTERISTICS (refer to S-BUS Timing Diagram)

| Symbol | Parameter | Test Conditions | Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| ${ }^{\text {f SCL }}$ | SCL clock frequency |  | 0 | 125 | KHz |
| $\mathrm{T}_{1}$ | Tolerable spike width on bus |  |  | 100 | ns |
| $t_{\text {AA }}$ | SCL low to SDA data out valid |  |  | 3.5 | $\mu \mathrm{S}$ |
| $t_{\text {buF }}$ | Time the bus must be free before a new transmission can start |  | 4 |  | $\mu \mathrm{S}$ |
| $t_{\text {HDSTA }}$ | Start condition hold time |  | 4 |  | $\mu \mathrm{S}$ |
| tLow | Clock low period |  | 4 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {HIGH }}$ | Clock high period |  | 4 |  | $\mu \mathrm{S}$ |
| tsu sta | Start condition set-up time (for a repeated start condition) |  | 4 |  | $\mu \mathrm{S}$ |
| thD DAT | Data in hold time |  | 0 |  | $\mu \mathrm{S}$ |
| tsu dat | Data in set-up time |  | 250 |  | ns |
| $t_{R}$ | SDA and SCL rise time |  |  | 700 | ns |
| $t_{F}$ | SDA and SCL fall time |  |  | 300 | ns |
| tsu sto | Stop condition set-up time |  | 4 |  | $\mu \mathrm{S}$ |

## ERASE/WRITE CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $t_{\text {EW }}$ | Erase/Write cycle time | Note 1 |  | 6 | 10 | ms |
| $t_{\text {BE }}$ | Block erase time |  | 5 |  | 10 | ms |

Note 1: The $t_{E W}$ is the same for byte, word, and page configuration

## S-BUS TIMING DIAGRAM



## S-BUS DESCRIPTION

The S-BUS is a three-wire bidirectional data-bus with functional features similar to the $1^{2} \mathrm{C}$ bus. In fact the S-BUS includes decoding of START/STOP conditions and the arbitration procedure in case of multimaster system configuration. Both different transmission modes are shown in figures 2 a and 2 b . As it can be seen, the SDA line, in the $I^{2} \mathrm{C}$ bus, represents the AND combination of SDA and SEN lines in the S-BUS.
If the SDA and the SEN lines of the S-BUS are short-circuit connected, they appear as the SDA line of ${ }^{2} \mathrm{C}$ bus.
The START/STOP conditions (respectively points 1 and 6) are detected (by the peripherals designed to work with S-BUS) by a transition of the SEN line ( $1-->0 / 0-->1$ ) while the SCL line is at the high level.

The SDA line is only allowed to change during the time the SCL line is low (points 2, 3, 4, 5). After the START information (point 1) the SEN line returns to the high level and remains unchanged for all the time the transmission is performed.
When the transmission is completed (point 5) the SDA line is set to high level and, at the same time, the SEN line returns to the low level in order to supply the STOP information with a low to high transition; while the SCL line is at high level. On the S-BUS, as on the ${ }^{2} \mathrm{C}$ bus, each byte of eight bits is followed by one acknowledge bit which is a high level put on the SDA line by transmitter. A peripheral that acknowledges has to pull down the SDA line during the acknowledge clock pulse as shown in Figure 3.

FIG. 1-S-BUS CONFIGURATION

SCL

SOA

SEN


FIG. 2-I2C BUS CONFIGURATION

SCL

SOA


FIG. 3 - ACKNOWLEDGE


## S-BUS DESCRIPTION (Continued)

An addressed receiver has to generate an aknowledge after the reception of each byte; otherwise the SDA line remains at the high level during the ninth clock pulse time.
In this case the master transmitter can generate the STOP information, via the SEN line, in order to abort the transfer.

## COMPATIBILITY S-BUS/I²C BUS.

Using the S-BUS protocol it's possible to implement "mixed" system including $\mathrm{S}-\mathrm{BUS} / \mathrm{I}^{2 \mathrm{C}}$ bus peripherals.
In order to have the compability with the $I^{2} \mathrm{C}$ bus peripherals, the devices including the S-BUS interface must have their SDA and SEN pins connected together as shown in figures 5a and 5b. It is also possible to use mixed $\mathrm{S}-\mathrm{BUS} / \mathrm{I}^{2} \mathrm{C}$ bus protocols as showed in figure 5c. S-BUS peripherals will only react to $\mathrm{S}-\mathrm{BUS}$ protocol signals, while $\mathrm{I}^{2} \mathrm{C}$ bus peripheral will only react to $I^{2} \mathrm{C}$ bus signals.

FIG. 4 - SYSTEM WITH S-BUS PERIPHERALS


Fig. 5 - SYSTEM WITH '"MIXED'" S-BUS/I2C BUS PERIPHERAL


SCS-THOMSON

## S-BUS DESCRIPTION (Continued)

## MULTIMASTER SYSTEM.

The S-BUS allows the implementation of the multimaster configuration (two or more master stations and slave peripherals). In such a system if two or
more transmitter, through the SEN line (SEN $1 \rightarrow 0$ while SCL = 1), require the bus at the same time, the arbitration procedure is performed as in the $I^{2} \mathrm{C}$ bus.

FIG. 6 - MULTIMASTER SYSTEM


## S-BUS INTERFACE

The serial, 3 -wire, interface (SDA, SCL and SEN wires are open drain to allow "wired-and" operation) connects several devices which can be divided into "masters" and "slaves". A master is a device that can manage a data transfer; as such, it drives the Start and Stop (SEN), the clock (SCL) and the data (SDA) lines. The bus is "multimaster" in that more master devices can access it; arbitration procedures are provided in the bus management. Obviously, at least one master must be present on the bus. The M8571 is a hardware slave device. It can only answer the requests of the masters on the bus; therefore SDA is an I/O, while SCL and SEN are inputs. The S-BUS allows two operating speed: high ( 125 KHz ) and low ( 2 KHz ). The M8571 can work at both high and low speed.

## START/STOP ACKNOWLEDGE

The timing specs of the S-BUS protocol require that data on the SDA and SEN lines be stable during the "high" time of SCL. Two exceptions to this rule are foreseen and they are used to signal the start and stop condition of a data transfer.
A "high to low" transition on the SEN line, with SCL "high", is a start (STA).
A "low to high" transition on the SEN line, with SCL "high", is a stop.
Data are transmitted in 8-bit groups; after each group, a ninth bit is interposed, with the purpose of acknowledging the transmitting sequence (the transmitter device place a " 1 " on the bus, the acknowledging receiver a " 0 ").

## INTERFACE PROTOCOL

The following description deals with 8 -bits data transfers, so that it fully fits when the memory is "seen" as $128 \times 8$ array. Although the basic structure of the protocol remains the same the behaviour of the M8571 in 16 or 32 bit data transfers is somewhat different. The differencies are descibed later on.

The interface protocol comprises:

- A start condition (STA)
- A "chip address" byte, trasmitted by the master, containing two different informations.
a) the code identifying the device the master wants to address (this information is present in the first seven bits); 4bits indicates the type of the device (i.e. memory, tuning, A/D, etc.; the code for memories is 1010); then
there is a bit at low level and 2bits that are the Chip Select configuration that must match the hardware present on the 2 CS pins (this is the case of a device with 2 Chip Select like the M8571, for M8571 CS1 and CS2 must match respectively the 7th and the 6th bit of the byte).
b) the direction of transmission on the bus (this information is given in the $8^{\text {th }}$ bit of the byte); " 0 '" means "Write", that is from the master to the slave, while " 1 " means "Read". The addressed slave must always acknowledge.
The sequence, from now on, is different according to the value of the R/W bit.

1) $R / \bar{W}=$ " 0 " (WRITE)

In all the following bytes the master acts as transmitter; the sequence follows with:
a) a "word address" byte containing the address of the selected memory word and/or opcode (see word address/opcode section).
b) a "data" byte which will be written at the address given in the previous byte.
c) further data bytes which, due to the self incrementing address register, will be written in the "next" memory locations. At the end of each byte the M8571 acknowledges.
d) a stop condition (STO)

After receiving and acknowledging a data byte or a set of data bytes to be written, the M8571 automatically erases the addressed memory locations and rewrites them with the received data. Since the E/W time for an EEPROM is in the order of 10 ms , the next operation can take place only after $\mathrm{t}_{\mathrm{E} / \mathrm{W}}$ (what the master can and must do is described in the E/W TIME SPECS section).
An example of a write sequence is given below:
0. STA

1. 10100 ss 0 A (M8571 acknowledges only if "ss" matches its CS code)
2. xyyyyyyy A
3. $z z z z z z z z$ A (at this moment the M8571 starts writing zzzzzzzz at the address yyyyyyy)
 knowledged while the M8571 is busy)
4b. $\mathrm{tt}_{\mathrm{tt}} \mathrm{tt} \mathrm{t}$ A (now the M8571 writes data tttttt at address yyyyyy+1)
The write sequence can be composed by an unlimited number of data bytes.

SGS-THOMSON

MASTER TRANSMITS TO SLAVE RECEIVER (WRITE MODE)


## 2) $R / \bar{W}=$ " 1 " (READ)

In this case the slave acts as transmitter and, therefore, the transmission changes direction. The second byte of the sequence will be sent by the M8571 and it will contain the data present in the memory present at the address pointed by the "current" value of the address register. Following bytes will be the data present at the "next" addresses. At the end of each byte, the M8571 places a " 1 " on the bus during acknowledge time and waits for the master to send a " 0 " (meaning "acknowledge"). When the master want to stop the transfer, it gives a " 1 " (not "acknowledged"): as a consequence, the M8571 leaves the bus high so that the master can give the stop condition. An example is given below:
0. STA

1. 10100ss 1 A
2. $x x x x x x x x$ H ( $x x x x x x x x$ is the data present in the currently addressed memory location; $H$ is the high level placed on the bus by M8571)

## 3) MIXED SEQUENCE

When the master wants to read a memory location different from the one currently addressed, a longer sequence is needed, which includes the writing of the address register. The sequence is as follows:
0. STA

1. 10100ss0 A
2. xyyyyyyy A
3. STA
4. 10100 ss 1 A
5. xxxxxxxxH

Where $x x x x x x x x$ is the data present in the $y y-$ yyyyy memory location
As appears from the example, a start condition can be given without a previous stop condition.

## MASTER READS SLAVE IMMEDIATELY AFTER FIRST BYTE (READ MODE)



MASTER READS AFTER SETTING WORD ADDRESS (WRITE WORD ADDRESS; READ DATA)


## 4) E/W TIME SPECS

After the beginning of an E/W operation at a certain location the M8571 is "busy" until the operation is finished. To show this busy state, the M8571 refuses acknowledge of the next data bytes to remove the M8571 from the "busy" state a data byte must be sent after the tew is over. This "dummy" byte will not be acknowledged and written. The data to be written in the next address must be sent again and will be acknowledged and written by the M8571.
The master device that wants to use the self increment feature must therefore keep sending the next data byte and monitoring the acknowledge bit until it becomes active.
The communication sequence on the bus becomes, therefore.
0. STA

1. 10100 ss 0 A
2. xyyyyyyy A
3. zzzzzzzzA

4a. $\mathrm{ttgtt}^{2} \mathrm{H}$ (not acknowledged when $\mathrm{t}<\mathrm{t}_{\mathrm{E}} \mathrm{W}$ )
after tew:
4b. $\mathrm{tt}_{\mathrm{tt}} \mathrm{tt}$ H (not acknowledged, the M8571 is removed from the "busy" state)
4c. $\operatorname{ttt} \mathrm{tt}$ t A (acknowledged, the M8571 starts writing data ttttttt at address yyyyyyyy +1 )

Now the M8571 will write data ttttttt at address yyyyyyy+1

This usage mode keeps the bus unavailable for other tasks during the $t_{E N}$ time. It is possible to free the bus by giving a stop condition (this condition stops only the bus sequence, not the E/W operation). After a stop condition the access sequence must be started again from the beginning (start).
The E/W circuitry in the M8571 performs automatically the "Erase before Write" sequence required by the technology. Furthermore, both erase and write last all (and only) the time needed for the required modification to happen (this is accomplished by an intelligent "compare and retry" circuitry). This optimizes E/W time but may have the drawback of "locking" the circuitry in case a memory location "breaks down" and can not be modified (in which case $t_{E / N}$ becomes infinite).
To overcome this drawback, it has been made possible to force the circuit out of the E/W status, that is to halt a modify operation. Two different modes are provided, depending on the value of the MS control pin:

$$
M S \leqslant V_{I L}
$$

The E/W operation is unconditionally stopped by a following valid chip address byte.

$$
M S \geqslant V_{\mathbb{H}}
$$

An opcode is provided to halt the operation (see "EEPROM mode" section).

## 5) WORD ADDRESS/OPCODE

The second byte transmitted in a write sequence can assume several meaning according to the value of the MS pin. In any case, it carries all the informations the M8571 needs to perform the desired operation.
MS can assume three different values:

- $\mathrm{V}_{\mathrm{IL}}\left(\mathrm{V}_{\text {IN }} \leq 1.5 \mathrm{~V}\right)$
$-V_{\text {IH }}\left(3.0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{CC}}+1\right)$
$-\mathrm{V}_{\mathrm{H}}\left(9.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 12 \mathrm{~V}\right)$
With regards to the value of MS, the possible behaviours are:
a) $\mathrm{MS}=\mathrm{V}_{\mathrm{IL}}$ ('‘RAM mode")

In this mode the M8571 is compatible with the PCD 8571 RAM ( $128 \times 8 \mathrm{bit}$ ). The second byte of the sequence gives the address of the word to be selected, both for write and for read:

1. xyyyyyyy A
y y y y y y is the word address; the first bit is "don't care; the main feature of this mode are the following:
. the memory appears as an $128 \times 8$ array
. only "byte operations are allowed;
E/W operations are stopped by the following accesses.
b) $\mathrm{MS}=\mathrm{V}_{\mathrm{IH}}$ (EEPROM mode)

The word address-byte now must be regarded as mixed address-opcode byte; more precisely, the first three bits indicate the meaning to be attributed to the remainder of the byte. The possible combinations are:

| Oyyyyyy | byte-mode (8 bits) RD or E/W at address yyyyyy |
| :---: | :---: |
| 10yyyyyy | word-mode (16 bits) RD or E/W at address yyyyy |
| 110yyyy | page-mode ( 32 bits) RD or E/W at address yyyy |
| 11111111 | E/W cycle stop |
| 11100000 | Read busy bit |
| 11100100 | Block Erase (needs $\mathrm{VH}_{\mathrm{H}}$ on MS pin, see also BLOCK mode) |
| 11110001 | Reload Address Register with pre-increment data |

In this mode, as well as in RAM mode, the "busy" information is transmitted from the M8571 to the
master using the "no acknowledge" format. Furthermore, "Read busy bit" instruction, which is always answered by the M8571 no matter what it is doing, allows the master to know wheter the "no acknowledge" condition comes from a "busy" status or from a malfunction; the "busy" status is signalled by the byte 11100101; the "no busy" by 00011010.

Also in this mode the self-incrementing address register is available, both for read and for write, for each word length.
The M8571 is provided with a double register for storing the address that is sent during the second byte of a write sequence.
When the self-incrementing is used, this address becomes the "starting address" of the modified string of bytes. The "reload"' instruction allows the master to recover this address if it wants to read the modified string from the beginning, without the need for external storage of the "starting address".

## c) $M S=V_{H}$ (BLOCK mode)

The only instruction that can be executed in this mode is "Block Erase", which is useful to erase the whole array in a single shot. This can occur either during testing or at the set-up of a new system, when the whole memory must be written. When this instruction is given, the self-timing circuitry is disabled, so that the operation must be stopped (after $t_{B E}$ ) by the master executing a START on the bus. The "enable" feature obtained with the non standard level on MS was added to avoid unintentional clearing of the whole memory, whenever the "Block Erase" code was erroneously sent.

## 6) 16-bit or 32-bit OPERATIONS

The obvious advantage of an operation on 16 bits (a word) or on 32 bits (a page) is that the E/W time is 10 ms for the whole word or page. When a word or page mode operation is required, the device behaviour undergoes some slight modifications:

The M8571 waits for receiving all the bytes that compose the word or the page before starting an E/W operation;

- The self-incrementing address register keeps into account the word or page lenght so that, at the end of a word or page mode operation, it points to the next word or page.

ORDERING INFORMATION

| Port Number | Max Frequency | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| M8571B1 | 125 KHz | $5 \mathrm{~V} \pm 10 \%$ | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | DIP-8 |
| M8571B6 | 125 KHz | $5 \mathrm{~V} \pm 10 \%$ | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ | DIP- 8 |

## PACKAGE MECHANICAL DATA

## 8-PIN PLASTIC DIP



| Dim. | mm |  |  | inches |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  |  |  |  |  |
| a1 | 0.70 |  |  | 0.028 |  |  |
| B | 1.39 |  | 1.65 | 0.055 |  | 0.065 |
| B1 | 0.91 |  | 1.04 | 0.036 |  | 0.041 |
| b |  | 0.50 |  |  | 0.02 |  |
| b1 | 0.38 |  | 0.50 | 0.015 |  | 0.020 |
| C |  |  |  |  |  |  |
| D |  |  | 9.80 |  |  | 0.386 |
| D1 |  |  |  |  |  |  |
| E |  | 8.90 |  |  | 0.350 |  |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 7.62 |  |  | 0.300 |  |
| e4 |  |  |  |  |  |  |
| F |  |  | 7.10 |  |  | 0.280 |
| I |  |  | 4.80 |  |  | 0.189 |
| L |  | 3.30 |  |  | 0.130 |  |
| N |  |  |  |  |  |  |
| Z | 0.44 |  | 1.60 | 0.017 |  | 0.063 |

## 256 BIT (16×16) SERIAL NMOS EEPROM

- SINGLE SUPPLY READ/WRITE/ERASE OPERATIONS ( $5 \mathrm{~V} \pm 10 \%$ )
- TTL COMPATIBLE
- $16 \times 16$ READ/WRITE MEMORY
- LOW STANDBY CURRENT
- LOW COST SOLUTION FOR NON VOLATILE ERASE AND WRITE MEMORY
- RELIABLE FLOTOX PROCESS
- EXTENDED TEMPERATURE RANGE

PIN NAMES

| CS | CHIP SELECT |
| :--- | :--- |
| SK | SERIAL DATA CLOCK |
| DI | SERIAL DATA INPUT |
| DO | SERIAL DATA OUTPUT |
| $V_{\text {CC }}$ | POWER SUPPLY |
| GND | GROUND |



## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Values | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathbf{\prime}}$ | Voltage Relative to GND | +6 V to -0.3 | V |
| $\mathrm{~T}_{\mathrm{amb}}$ | Ambient Operating Temperature: standard |  |  |
| extended |  |  |  |

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability (except for $\mathrm{T}_{\mathrm{amb}}$ )

ELECTRICAL CHARACTERISTICS $\left(0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$, for standard Temperature $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for extended Temperature, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Operating Voltage |  | 4.5 |  | 5.5 | V |
| $\mathrm{lcCl}^{1}$ | Operating Current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{CS}=1$ |  | 1.5 | 5 | mA |
| $\mathrm{l}_{\mathrm{CC} 2}$ | Standby Current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{CS}=0$ |  | 1.2 | 3 | mA |
| $\mathrm{I}_{\mathrm{Cl} 3}$ | E/W Operating Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 2.5 | 6 | mA |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | Input Voltage Levels |  | $\begin{array}{r} -0.1 \\ 2.0 \\ \hline \end{array}$ |  | $\begin{gathered} 0.8 \\ \mathrm{v}_{\mathrm{CC}+1} \end{gathered}$ | v |
| $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OH}} \end{aligned}$ | Output Voltage Levels | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-400{ }_{\mu \mathrm{A}} \end{aligned}$ | 2.4 |  | 0.4 | v |
| l | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}, \mathrm{CS}=0$ |  |  | 10 | $\mu \mathrm{A}$ |
|  | SK Frequency |  |  |  | 250* | kHz |
|  | SK Duty Cycle |  | 25 |  | 75 | \% |
| tcss <br> ${ }^{\text {t CSH }}$ <br> $t_{\text {DIS }}$ <br> tolit | Input Set-Up and Hold Times: <br> CS <br> DI |  | $\begin{gathered} 0.2 \\ 0 \\ 0.2 \\ 0.2 \end{gathered}$ |  |  | $\mu \mathrm{S}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{tPD1}} \\ & t_{\text {PDD }} \end{aligned}$ | Output Delay DO | $\begin{aligned} & \mathrm{CL}=100 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ | $\mu \mathrm{s}$ |
| tew | Erase/Write Pulse Width |  | 5 |  | 30 | ms |
| tcs | Min CS Low Time (Note 1) | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  |  | 1 | $\mu \mathrm{s}$ |

- The maximum SK Frequency is 500 KHz when SK Duty Cycle is as $50 \%$

Vote: 1. CS must be brought low for a minimum of $1 \mu \mathrm{~S}\left(\mathrm{~V}_{\mathrm{CS}}\right)$ between consecutive instruction cycles.

## FUNCTIONAL DESCRIPTION

The input and output pins are controlled by separate serial formats. Seven 9 -bit instruction can be executed. The instruction format as a logical " 1 " has a start bit, four bits as an op code, and four bits of address. The on-chip programming voltage generator allows the user to use a single power supply ( $\mathrm{V}_{\mathrm{CC}}$ ). The serial output (DO) pin is valid only during the read mode. During all other modes the DO pin is in high impedance state, eliminating bus contention.

## READ

The read instruction is the only instruction which outputs serial data on the DO pin. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the memory register into a 16 bit serial out shift register. A dummy bit (logical " 0 ") preceds the 16 bit data output string. The output data changes during the high state of the system clock.

## ERASE/WRITE ENABLE AND DISABLE

Programming must be preceded once by programming enable (EWEN) instruction. Programming remains enabled until a programming disable (EWDS) instruction in executed. The programming disable instruction is provided to protect against accidental data disturbance.
Execution of a READ instruction is independent of both EWEN and EWDS instructions.

## ERASE

Like most EEPROMs, the register must first be erased (all bits set to 1s) before the register can
be written (certain bits set to Os). After an ERASE instruction is input, CS is dropped low. This falling edge of CS determines the start of programming. The register at the address specified in the instruction is then set entirely to 1 s . When the erase/write programming time ( $\mathrm{E}_{\mathrm{E} W}$ ) constraint has been satisfied, CS is brought up for at least one SK period. A new instruction may then be input, or a low power standby state may be achieved by dropping CS low.

## WRITE

The WRITE instruction is followed by 16 bits of data which are written into the specified address. This register must have been previously erased. Like any programming mode, erase/write time is determined by the low state of CS following the instruction. The on chip high voltage section only generates high voltage during this programming mode, which prevents spurious programming during other modes. When CS rises to $\mathrm{V}_{\mathrm{IH}}$, the programming cycles ends. All programming mode should be ended with CS high for one SK period, or followed by another instruction.

## CHIP WRITE

Entire chip can be written for ease of testing. Writing the chip means that all registers in the memory array have each bytes set as the byte sent with the instruction.

## CHIP ERASE

Entire chip erasing is provided for ease of programming. Erasing the chip means that all registers in the memory array have each bit set to a 1. Each register is then ready for a WRITE instruction.

## INSTRUCTION SET

| Instruction | SB | Op Code | Address | Data | Comments |
| :---: | :---: | :---: | :---: | :---: | :--- |
| READ | 1 | $10 \times \mathrm{X}$ | A3A2A1A0 |  | Read register A3A2A1A0 |
| WRITE | 1 | $01 \times \mathrm{X}$ | A3A2A1A0 | D15-D0 | Write register A3A2A1A0 |
| ERASE | 1 | $11 \times \mathrm{X}$ | A3A2A1A0 |  | Erase register A3A2A1A0 |
| EWEN | 1 | 0011 | $\times \times \times \times$ |  | Erase/write enable |
| EWDS | 1 | 0000 | $\times \times \times \times$ |  | Erase/write disable |
| ERAL | 1 | 0010 | $\times \times \times \times$ |  | Erase all registers |
| WRAL | 1 | 0001 | $\times \times \times \times$ | D15-D0 | Write all registers |

TIMING DIAGRAMS


ORDERING INFORMATION

| Part Number | Max Frequency | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| M9306B1 | 250 KHz | $5 \mathrm{~V}_{ \pm} 10 \%$ | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | DIP-8 |
| M9306B6 | 250 KHz | $5 \mathrm{~V}_{ \pm} 10 \%$ | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ | DIP-8 |
| M9306M1 | 250 KHz | $5 \mathrm{~V}_{ \pm} 10 \%$ | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | SO8 |
| M9306M6 | 250 KHz | $5 \mathrm{~V}_{ \pm} 10 \%$ | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ | SO8 |

## PACKAGE MECHANICAL DATA

8-PIN PLASTIC DIP


P001-F/6


| Dim. | mm |  |  | Inches |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  |  |  |  |  |
| a1 | 0.70 |  |  | 0.028 |  |  |
| B | 1.39 |  | 1.65 | 0.055 |  | 0.065 |
| B1 | 0.91 |  | 1.04 | 0.036 |  | 0.041 |
| b |  | 0.50 |  |  | 0.02 |  |
| b1 | 0.38 |  | 0.50 | 0.015 |  | 0.020 |
| C |  |  |  |  |  |  |
| D |  |  | 9.80 |  |  | 0.386 |
| D1 |  |  |  |  |  |  |
| E |  | 8.90 |  |  | 0.350 |  |
| Q |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 7.62 |  |  | 0.300 |  |
| e4 |  |  |  |  |  |  |
| F |  |  | 7.10 |  |  | 0.280 |
| I |  |  | 4.80 |  |  | 0.189 |
| L |  | 3.30 |  |  | 0.130 |  |
| N |  |  |  |  |  |  |
| $Z$ | 0.44 |  | 1.60 | 0.017 |  | 0.063 |

## 8-LEAD PLASTIC MICROPACKAGE



| Dim. | mm |  |  | inches |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  | 2.00 |  |  | 0.079 |
| a1 | 0.10 |  | 0.20 | 0.004 |  | 0.008 |
| a2 |  |  | 1.70 |  |  | 0.067 |
| D |  | 0.40 |  |  | 0.016 |  |
| b1 |  | 0.20 |  |  | 0.008 |  |
| C |  |  |  |  |  |  |
| C1 |  |  |  |  |  |  |
| D |  |  | 5.08 |  |  | 0.200 |
| E |  |  | 6.30 |  |  | 0.248 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 3.81 |  |  | 0.150 |  |
| F | 4.10 |  | 4.30 | 0.161 |  | 0.169 |
| G | 4.90 |  |  | 0.193 |  |  |
| L | 0.25 |  |  | 0.010 |  |  |
| M |  |  | 0.635 |  |  | 0.025 |
| N |  |  |  |  |  |  |
| R |  |  |  |  |  |  |

## 1024 BIT $(64 \times 16)$ SERIAL NMOS EEPROM

- SINGLE SUPPLY READ/WRITE/ERASE OPERATIONS ( $5 \mathrm{~V} \pm 10 \%$ )
- TTL COMPATIBLE
- $64 \times 16$ READ/WRITE MEMORY
- LOW STANDBY CURRENT
- LOW COST SOLUTION FOR NON VOLATILE ERASE AND WRITE MEMORY
- RELIABLE FLOTOX PROCESS
- SELF-TIMED PROGRAMMING CYCLE
- DEVICE STATUS SIGNAL DURING PROGRAMMING
- POWÉR-ON/OFF DATA PROTECTION CIRCUITRY
- AUTOERASE
- BULK PROGRAMMING ENABLE OR DISABLE FOR ENHANCED DATA PROTECTION


## DESCRIPTION

The M9346 is a 1024 bit non-volatile sequential access memory manufactured using SGSTHOMSON FLOATING GATE process. It is a peripheral memory designed for data storage and/or timing and is accessed via a simple serial interface. The device contains 1024 bits organized as $64 \times 16$. Written information is stored in a floating gate cell until updated by an erase and write cycle.
Bulk programming instructions (Chip Erase, Chip Write) can be enabled or disabled by the user for enhanced data protection. The M9346 has been designed for applications requiring up to 104 erase/write cycles per register. A power down mode allows a consumption decrease by $75 \%$.

PIN NAMES

| CS | CHIP SELECT |
| :--- | :--- |
| SK | SERIAL DATA CLOCK |
| DI | SERIAL DATA INPUT |
| DO | SERIAL DATA OUTPUT |
| $V_{\text {CC }}$ | POWER SUPPLY |
| GND | GROUND |
| BPE | BULK PROGRAMMING ENABLE |
| NC | NO CONNECT |



## PIN CONNECTIONS



BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Values | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1}$ | Voltage Relative to GND | +6 V to -0.3 | V |
| Tamb | Ambient Operating Temperature: standard extended | $\begin{gathered} 0 \text { to }+70 \\ -40 \text { to }+85 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Ambient Storage temperature | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability (except for $T_{a m b}$ ).

ELECTRICAL CHARACTERISTICS $\left(0^{\circ}\right.$ to $+70^{\circ} \mathrm{C}$, for standard Temperarure $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ for extended Temperarure, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Operating Voltage |  | 4.5 |  | 5.5 | V |
| $\mathrm{lcCl}_{1}$ | Operating Current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{CS}=1$ |  | 1.5 | 12 | mA |
| $\mathrm{l}_{\mathrm{Cl} 2}$ | Standby Current | $V_{C C}=5.5 \mathrm{~V}, \mathrm{CS}=0$ |  | 1.2 | 3 | mA |
| $\mathrm{ICC3}$ | E/W Operating Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{SK}=1$ |  | 2.5 | 12 | mA |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | Input Voltage Levels |  | $\begin{array}{r} -0.1 \\ 2.0 \\ \hline \end{array}$ |  | $\begin{gathered} 0.8 \\ \mathrm{v}_{\mathrm{CC}}+1 \\ \hline \end{gathered}$ | v |
| $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OH}} \\ & \hline \end{aligned}$ | Output Voltage Levels | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \end{aligned}$ | 2.4 |  | 0.4 | v |
| lı | Input Leakage Current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}, \mathrm{CS}=0$ |  |  | 10 | $\mu \mathrm{A}$ |
|  | SK Frequency |  | 0 |  | 250 | kHz |
|  | SK Duty Cycle |  | 25 |  | 75 | \% |
| tcsae <br> tcss <br> ${ }^{\text {t CSH }}$ <br> tols <br> tit | Input Set-Up and Hold Times: CS (Note 2) <br> DI |  | $\begin{gathered} 0.4 \\ 0.2 \\ 0 \\ 0.4 \\ 0.4 \\ \hline \end{gathered}$ |  |  | $\mu \mathrm{S}$ |
| $t_{\text {PD1 }}$ <br> tpDO | Output <br> DO | $\begin{array}{\|l\|} \hline \mathrm{CL}=100 \mathrm{pF} \\ \mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IL}}=0.45 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.40 \mathrm{~V} \end{array}$ |  |  | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\mu \mathrm{S}$ |
| $t_{\text {E } N}$ | Self-Timed Program Cycle |  |  |  | 10 | ms |
| $\mathrm{t}_{\mathrm{CS}}$ | Min CS Low Time (Note 1) |  | 1 |  |  | $\mu \mathrm{S}$ |
| tsv | Rising Edge of CS to Status Valid | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  |  | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{0} \mathrm{H} \mathrm{t}_{1 \mathrm{H}}$ | Falling Edge of CS to DO tri-state |  |  |  | 0.4 | $\mu \mathrm{S}$ |

Note: 1. CS must be brought low for a minimum of $1 \mu \mathrm{~s}$ (tCS) between consecutive instruction cycles.
2. tCSAE Condition has to be fullfilled in "WRITE WITH AUTOERASE" mode.

## FUNCTIONAL DESCRIPTION

The input and output pins are controlled by separate serial formats. Eight 9 -bit instructions can be executed. The instruction format has a logical " 1 " as a start bit, two bits as an op code, and six bits of address. The on-chip programming voltage generator allows the user to use a single power supply ( $\mathrm{V}_{\mathrm{cc}}$ ). It only generates high voltage during the programming modes (write, erase, chip-erase, chipwrite) to prevent spurious programming during other modes.
The programming cycle is self timed, with the data out (DO) pin indicating the ready/busy state of the chip. The serial output (DO) pin is valid as data out during the read mode, and if initiated, as a ready/busy status indicator during a programming cycle. During all other modes the DO pin is in high impedance state eliminating bus contention. The Bulk programming instructions (ERAL, WRAL) are enabled or disabled by the BPE pin. This pin connected to $\mathrm{V}_{\mathrm{IH}}$ enables the executions of previous mentioned instructions. The BPE pin connected to $\mathrm{V}_{\text {IL }}$ causes the same instructions to be ignored. If the BPE pin is not connected, it is pulled-up to $\mathrm{V}_{\mathrm{CC}}$ by an on-chip pull-up and the Bulk programming instructions are enabled. Execution of the EWEN, EWDS, WRITE and ERASE instructions are independent from the state of the BPE pin.

## READ

The read instruction is the only instruction which outputs serial data on the DO pin. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the memory register into a 16 bit serial out shift register. A dummy bit (logical " 0 ') precedes the 16 bit data output string. The output data changes during the high state of the system clock.

## ERASE/WRITE ENABLE AND DISABLE

When $V_{C C}$ is applied to the part it powers up in the programming disable (EWDS) state, programming must be preceded by programming enable (EWEN) instruction. Programming remains enabled until a programming disable (EWDS) instruction is executed or $V_{C C}$ is removed from the part. The programming disable instruction is provided to protect against accidental data disturb. Execution of a READ instruction is independent of both EWEN and EWDS instructions.

ERASE (Note 2)
Like most EEPROMs, the register must first be erased (all bits set to logical ' 1 ') before the register can be written (certain bits set to logical ' 0 '). After an ERASE instruction is input, CS is dropped low.
This falling edge of CS determines the start of the self-timed programming cycle. If CS is brought high subsequently (after observing the tcs specification), the DO pin will indicate the ready/busy status of the chip. The DO pin will go low if the chip is still programming. The DO pin will go high when all bits of the register at the address specified in the instruction have been set to a logical ' 1 '. The part is now ready for the next instruction sequence.

## WRITE (Note 2)

The WRITE instruction is followed by 16 bits of data to be written into the specified address. After the last bit of data (DO) is put on the data in (DI) pin, CS must be brought low before the next rising edge of the SK clock. This falling edge of CS initiates the self-timed programming cycle. Like all programming modes, DO indicates the ready/busy status of the chip if CS is brought high after a minimum of $1 \mu \mathrm{~s}$ ( $\mathrm{t} C \mathrm{~S}$ ). DO = logical ' 0 ' indicates that programming is still in progress. $\mathrm{DO}=$ logical ' 1 ' indicates that the register at the address specifed in the instruction has been written with the data pattern specified in the instruction and the part is ready for another instruction. The register to be written into must have been previously erased.

## WRITE WITH AUTOERASE (Note 2)

The WRITE instruction is followed by 16 bits of data to be written into the specified address. After the last bit of data (DO) is put on the data in (DI) pin CS must be brought low before the next falling edge of the SK clock.
This falling edge of CS initiates the self-timed programming cycle. Like all programming modes, DO indicates the ready/busy status of the chip if CS is brought high after a minimum of $1 \mu \mathrm{~s}\left(\mathrm{t}_{\mathrm{CS}}\right)$. DO = logical ' 0 ' indicates that programming is still in progress. DO = logical ' 1 ' indicates that the register at the address specifed in the instruction has been written with the data pattern specified in the instruction and the part is ready for another instruction.

## FUNCTIONAL DESCRIPTION (Continued) <br> \section*{CHIP ERASE (Note 2)}

Entire chip erasing is provided for ease of programming. Erasing the chip means that all registers in the memory array have each bit set to a logical ' 1 '. Each register is then ready for a WRITE instruction. The chip erase cycle is identical to the erase cycle except for the different op code. The Chip Erase (ERAL) instruction is ignored if the BPE pin is at $\mathrm{V}_{\mathrm{IL}}$, i.e. the array data is not changed.

## CHIP WRITE (Note 2)

All registers must be erased before a chip write operation. The chip write cycle is identical to the write cycle except for the different op code. All registers are simultaneously written with the data pattern specified in the instruction. The Chip Write (WRAL) instruction is ignored if the BPE pin is at $\mathrm{V}_{\mathrm{IL}}$, i.e. the array data is not changed.

## DI/DO

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the
"dummy zero" that precedes the read operation, if $A_{0}$ is a logic high level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedance of Data Out and the signal source driving $\mathrm{A}_{0}$. The higher current sourcing capability of $\mathrm{A}_{0}$, the higher voltage at the Data Out pin. To solve this problem the Dl pin must be in high impedance after the last rising edge of the SK clock.

## POWER ON DATA PROTECTION CIRCUITRY

During power-up all modes of operation are inhibited until $\mathrm{V}_{\mathrm{CC}}$ has reached a level of between 2.8 and 3.5 volts. During power-down the source data protection circuitry acts to inhibit all modes when $\mathrm{V}_{\mathrm{cc}}$ has fallen below the voltage range of 2.8 to 3.5 volts.

Note 1: CS must be brought low for a minimum of $1 \mu \mathrm{~s}\left(\mathrm{t}_{\mathrm{CS}}\right)$ between consecutive instruction cycles.

Note 2: During a programming mode (write, erase, chip erase, chip write), SK clock is only needed while the actual instruction, i.e. start bit, op code, address and data, is being input. It can remain deactivated during the Erase/Write pulse width ( $t_{E / W}$ ).

INSTRUCTION SET

| Instruction | SB | Op Code | Address | Data | Comments |
| :--- | :---: | :---: | :---: | :---: | :--- |
| READ | 1 | 10 | A5A4A3A2A1A0 |  | Read register A5A4A3A2A1A0 |
| WRITE | 1 | 01 | A5A4A3A2A1A0 | D15-D0 | Write register A5A4A3A2A1A0 |
| ERASE | 1 | 11 | A5A4A3A2A1A0 |  | Erase register A5A4A3A2A1A0 |
| WR. AUTOERASE | 1 | 01 | A5A4A3A2A1A0 | D15-D0 | Erase/write register A5A4A3A2A1A0 |
| EWEN | 1 | 00 | $11 \times \times \times \times$ |  | Erase/write enable |
| EWDS | 1 | 00 | $00 \times \times \times \times$ |  | Erase/write disable |
| ERAL | 1 | 00 | $10 \times \times \times \times$ |  | Erase all registers |
| WRAL | 1 | 00 | $01 \times \times \times \times$ | D15-D0 | Write all registers |

M9346 has 8 instructions as shown. Note that the MSB of any given instruction is a " 1 " and is viewed as a start bit in the interface sequence. The next 8 bits carry the op code and the 6 -bit address for 1 of 64,16 -bit registers.

TIMING DIAGRAMS
SYNCHRONOUS DATA TIMING


THIS IS THE MINIMUM SK PERIOD

TIMING DIAGRAMS
INSTRUCTION TIMING


TIMING DIAGRAMS (Continued)
INSTRUCTION TIMING


ORDERING INFORMATION

| Part Number | Max Frequency | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| M9346B1 | 250 KHz | $5 \mathrm{~V} \pm 10 \%$ | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | DIP-8 |
| M9346B6 | 250 KHz | $5 \mathrm{~V} \pm 10 \%$ | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ | DIP-8 |
| M9346M1 | 250 KHz | $5 \mathrm{~V} \pm 10 \%$ | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | SO14 |
| M9346M6 | 250 KHz | $5 \mathrm{~V} \pm 10 \%$ | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ | SO14 |

## PACKAGE MECHANICAL DATA



## EEPROM DEVICES

CMOS EEPROM
4-2

## 2K BIT SERIAL 2 WIRE BUS CMOS EEPROM

PRELIMINARY DATA

- $256 \times 8$ SERIAL EEPROM
- SINGLE +5V ONLY OPERATION
- COMPATIBLE WITH THE INTER-INTEGRATED-CIRCUIT BUS
- FULLY TTL COMPATIBLE INPUTS AND OUTPUTS
- UNLIMITED READ ACCESSES
- ESD PROTECTION: INPUTS ARE DESIGNED TO MEET 2.0 KV PER TEST METHOD 3015, MIL-STD 883
- HIGHLY RELIABLE N-WELL CMOS TECHNOLOGY
- DESIGNED FOR 10 YEAR DATA RETENTION AFTER 10000 ERASE/WRITE CYCLE PER WORD
- 0 TO $+70^{\circ} \mathrm{C}$ OPERATING AMBIENT TEMPERATURE RANGE.
- -40 TO $+85^{\circ} \mathrm{C}$ EXTENDED TEMPERATURE RANGE


## DESCRIPTION

The ST24C02 is a 2 K EEPROM manufactured in SGS-THOMSON highly reliable CMOS technology. The key features of this device are +5 volt only operation and inter-integrated circuit bus compatibility. This revolutionnary bus provides the facilities of a local area network within a single system or equipment. Each IC serves as both transmitter and receiver in the synchronous data transfer of in the bus protocol. Up to eight ST24C02s may be capacitance).
Chip select is accomplished by means of the three address inputs $A_{0}, A_{1}$ and $A_{2}$. Each of these inputs must be connected externally to either +5 V or GND and each chip is then selected through software by placing its 3 bit chip select address on the serial data input the (SDA) at the appropriate time in the bus protocol. Up to eight TS24C02s may be connected to the serial bus.


PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{1}-\mathrm{A}_{2}$ | CHIP ADDRESS INPUTS |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{SS}}$ | GROUND |
| $\mathrm{S}_{\mathrm{DA}}$ | SERIAL DATA/ADDRESS, INPUT/OUTPUT |
| $\mathrm{S}_{\mathrm{CL}}$ | SERIAL CLOCK INPUT, ERASE/WRITE |
| $\mathrm{V}_{\mathrm{CC}}$ | +5 V POWER SUPPLY |

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| Symbol | Characteristic | Min | Typ | Max | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Power supply voltage | -0.3 |  | 7 | V |
| $\mathrm{~V}_{1}$ | Voltage on any input pin | $\mathrm{V}_{\mathrm{SS}}-0.8$ |  | $\mathrm{~V}_{\mathrm{DD}}+0.8$ | $\mathrm{~V}^{\prime}$ |
| $\mathrm{T}_{\mathrm{A}}(1)$ | Ambient operating temperature | 0 |  | +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{SIG}}$ | Storage temperature (unpowered and without <br> data retention) | -65 |  |  | +150 |
| $\mathrm{I}_{1}$ | Current into any input pin |  |  | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{I}_{\mathrm{O}}$ | Output current |  |  | 100 | $\mu \mathrm{~A}$ |
|  | Soldering temperature of leads (10 seconds) |  |  | 3 | mA |
| $(\mathrm{SINK})$ |  |  |  |  |  |

Note: 1. $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for extended temperature range

* Exceeding these ratings could cause permanent damage. Functional operation of this device at these conditions, or any other condition outside those indicated in the operational sections of this specification, is not implied.


## CHARACTERISTICS OF THE 2-WIRE BUS

This bus is intended for communication between different ICs. It consists of two bidirectional lines: one for data signals (SDA) and one for clock signals (SCL). Both the SDA and the SCL lines must be connected to a positive supply voltage via a pullup resistor.
The following protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpretated as control signals.
Accordingly, the following bus conditions have been defined:
Bus not busy: Both data and clock lines remain HIGH.
Start Data Transfer: A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines the START condition.

Stop data transfer: A change in the state of the data line, from LOW to HIGH, while the clock is HIGH, defines the STOP condition.
Data valid: The state of the data line represents valid data when after a start condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line may be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a start condition and terminated with a stop condition; the number of the data bytes, transferred between the start and stop conditions is limited to eight bytes in the ERASE + WRITE mode and is not limited in the READ mode. The information is transmitted bytewise and each receiver acknowledges with a ninth bit.

Whithin the bus specifications a low speed mode ( 2 KHz clock rate) and a high speed mode ( 100 KHz clock rate) are defined. The ST 24 C 02 works in both modes By definition a device that gives out a message is called "transmitter", the receiving device that gets the message is called "receiver". The device that controls the message is called "master". The devices that are controlled by the master are called "slaves".

Acknowledge: Each byte of eight bits is followed by one acknowledge bit. This acknowledge bit is a low level put on the bus by the receiver whereas the master generates an extra acknowledge related clock pulse.
A slave receiver which is addressed is obliged to generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges has to pull down the SDA line during the acknowledge clockpulse in such a way that the SDA line is stable LOW during the high period of the acknowledge related -clock pulse. Of course, setup and hold times must be taken into account. A master receiver must signal an end of data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this case the transmitter must leave the data line HIGH to enable the master to generate the STOP condition.
Figure 1 attached shows the typical manner in which the ST24C02 is interfaced to the bus. For purposes of illustration chip address, A2A1A0 $=100$ is shown. This is only one of eight possible addresses since up to eight ST24C02s can be connected to the bus of a single system. The erase/write cycle time of this device T E/W is determinated internally.

FIG. 1-TYPICAL INTERFACE


FIG. 2A - DATA TRANSFER SEQUENCE OF THE SERIAL BUS

$s-10581$

FIG. 2B - ACKNOWLEDGEMENT


FIG. 2C - BUS TIMING REQUIREMENTS


## ELECTRICAL CHARACTERISTICS

Standard conditions (unless otherwise moted)
$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ (GND)
$V_{C C}=+5 \pm 10 \%$ volts
Ambient Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ : $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (commercial) $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (industrial)

Data labeled "typical" is presented for design guidance only and is not guaranteed.
SGS-THOMSON makes no warranty, expressed or implied, as to the merchantability of fitness for a particular purpose of this device or its software supplied to the customer.

DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| IDDR | Operating supply current READ MODE |  |  |  | 1 | mA |
| IDDW | Operating supply current WRITE/ERASE Mode |  |  |  | 3 | mA |
| IDDO | Operating supply current STANDBY mode (CMOS input) |  |  |  | 0.1 | mA |
| IIL | Input leakage current ( $A_{0}, A_{1}, A_{2}, S C L$ pins) |  |  |  | 10 | $\mu \mathrm{A}$ |
| IOH | Output leakage current HIGH |  |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | SCL input and SDA input/output pins: <br> High level input voltage |  | 3.0 |  | $\mathrm{V}_{\mathrm{DD}}+0.8$ | V |
| $\mathrm{V}_{\text {IL }}$ | Low level input voltage |  | -0.3 |  | 1.5 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low level output voltage | $\mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA} \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | High level input voltage | ( $A_{0}, A_{1}, A_{2}$ pins) | $\mathrm{V}_{\mathrm{DD}}-0.5$ |  | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low level input voltage | ( $A_{0}, A_{1}, A_{2}$ pins) | -0.3 |  | 0.5 | V |

## ELECTRICAL CHARACTERISTICS

## AC CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| ${ }_{\text {f SCL }}$ | SCL clock frequency |  | 0 |  | 100 | KHz |
| tow | The LOW period of the clock |  | 4.7 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {HIGH }}$ | The HIGH period of the clock |  | 4.0 |  |  | $\mu \mathrm{s}$ |
| $t_{R}$ | SDA and SCL rise time |  |  |  | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {F }}$ | SDA and SCL fall time |  |  |  | 300 | $\mu \mathrm{s}$ |
| $t_{A A}$ | SCL low to SDA data out |  | 0.3 | 1.5 | 3.5 | $\mu \mathrm{s}$ |
| thd:Sta | START condition hold time. After this period the first clock pulse is generated |  | 4.0 |  |  | $\mu \mathrm{S}$ |
| ${ }^{\text {t }}$ SU:Sta | Setup time for start condition (only relevant for a repeated start condition) |  | 4.7 |  |  | $\mu \mathrm{S}$ |
| ${ }^{\text {t }}$ SU:DAT | Data set-up time |  | 250 |  |  | ns |
| $\mathrm{t}_{\text {HD: }}$ DAT | Data hold time |  | 0 |  |  | $\mu \mathrm{s}$ |
| T SU:STO | STOP condition set-up |  | 4.7 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {tuf }}$ | -Time the bus must be free before a new transmission can start |  | 4.7 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{T}_{\mathrm{E}, \mathrm{W}}$ | Erase/Write cycle time (per word) |  |  |  | 10 | ms |
| $\mathrm{N}_{\mathrm{E} / \mathrm{W}}$ | Endurance (number of erase/write cycles) |  |  |  | 10000 | E/W cycles |
| $\mathrm{t}_{\text {s }}$ | Data retention time |  | 10 |  |  | Years |
| $\mathrm{C}_{1}$ | Input capacitance on SCL, SDA |  |  |  | 7 | pf |
| T | Noise suppresion time constant at SCL and SDA input |  | $0.25$ | 0.5 | 1.0 | $\mu \mathrm{S}$ |

Notes: 1. All values referred to $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ levels
2. Note that a transmitter must internally provide at least time to bridge the undefined region (max. 300 ns ) of the edge of SCL.

## INTER INTEGRATED CIRCUIT BUS PROTOCOL

The following is a condensed description of each mode of operation.
Chip address (slave address) allocation: The three chip address inputs of each ST24C02 ( $\mathrm{A}_{2}, \mathrm{~A}_{1}, \mathrm{~A}_{0}$ ) must be externally connected to either $+5 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{Cc}}\right)$ or ground ( $\mathrm{V}_{\mathrm{SS}}$ ) thereby assigning to each ST24C02 a unique three-bit chip address. Up to eight ST24C02s may be connected to the serial bus. Chip selection is then accomplished thrcugh software by setting the least significant three bits of the slave address to the corresponding hardwired logic levels of the selected ST24C02. The correct bus protocol is shown in figure 3.

## Erase/Write Mode:

In this mode the master transmitter transmits to the ST24C02 slave receiver. Bus protocol is shown in figure 4. Following the START condition and slave address, a logic $0(R / W=0)$ is placed on the bus and indicates to the addressed device that word address An will follow and is to be written to the on-chip address pointer. The data word to be written to the nonvolatile memory is strobed in next, and is loaded in the data register. Another 7 data bytes may be strobed in following this in the data register. In the erase/write mode no more than 8 successive data bytes may be strobed into the ST24C02 (Fig. 4a). The ST24C02 slave receiver will send an acknowledge bit to the master transmitter after it has received the slave address and again after it has received the word address and each data byte.
After the STOP condition the Erase/Write cycle starts. Its duration is at most 10 ms per data byte. After the receipt of each word, the three low order address bits are internally incremented by one. The high order five bits of the word address remain constant. If the master should transmit more than eight words prior to generating the stop condition, the address counter will 'roll over'' and the previously written data will be overwritten. As with the by
te write operation, all inputs are disabled until completion of the internal write cycle. Refer to Figure 6 for the address, acknowledge and data transfer sequence.
Read mode:
In this mode the master reads the ST24C02 slave after setting the slave address. See figure 5 . Following the write mode control bit ( $\mathrm{R} / \mathrm{W}=0$ ) and the acknowledge bit, the word address An is written to the on-chip address pointer. Next the START condition and slave address are repeated followed by the READ mode control bit (R/W=1). At this point the master transmitter becomes the master receiver. The data byte which was addressed will be transmitted and the master receiver will send an acknowledge bit to the slave transmitter. The address pointer is only incremented on reception of an acknowledge bit. The ST24C02 slave transmitter will now place the data byte at address $\mathrm{An}+1$ on the bus, the master receiver reads and acknowledges the new byte and the address pointer is incremented to $\mathrm{An}+2$.
This cycle of reading consecutive addresses will continue until the master receiver send a STOP condition to the slave transmitter.
An alternate READ mode may also be implemented whereby the master reads the ST24C02 slave without first writing to the (volatile) address pointer. The first address that is read is the last one stored in the pointer. See figure 6.
FIG. 3 - SLAVE ADDRESS ALLOCATION


FIG. 4 - BYTE WRITE


FIG. 4A - PAGE WRITE


FIG. 5 - READ MODE


FIG. 6 - ALTERNATE READ MODE


ORDERING INFORMATION

| Part Number | Max Frequency | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| ST24C02CP | 100 KHz | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-8 |
| ST24C02VP | 100 KHz | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-8 |

## PACKAGE MECHANICAL DATA

## 8-PIN PLASTIC DIP



| Dim. | mm |  |  | inches |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  |  |  |  |  |
| a1 | 0.70 |  |  | 0.028 |  |  |
| B | 1.39 |  | 1.65 | 0.055 |  | 0.065 |
| B1 | 0.91 |  | 1.04 | 0.036 |  | 0.041 |
| b |  | 0.50 |  |  | 0.02 |  |
| b1 | 0.38 |  | 0.50 | 0.015 |  | 0.020 |
| C |  |  |  |  |  |  |
| D |  |  | 9.80 |  |  | 0.386 |
| D1 |  |  |  |  |  |  |
| E |  | 8.90 |  |  | 0.350 |  |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 7.62 |  |  | 0.300 |  |
| e4 |  |  |  |  |  |  |
| F |  |  | 7.10 |  |  | 0.280 |
| I |  |  | 4.80 |  |  | 0.189 |
| L |  | 3.30 |  |  | 0.130 |  |
| N |  |  |  |  |  |  |
| Z | 0.44 |  | 1.60 | 0.017 |  | 0.063 |

## 1K BIT SERIAL CMOS EEPROM

- HIGHLY RELIABLE CMOS FLOATING GATE TECHNOLOGY.
- SINGLE 5-VOLT SUPPLY
- EIGHT PIN PACKAGE.
- $64 \times 16$ OR $128 \times 8$ USER SELECTABLE SERIAL MEMORY
- COMPATIBLE WITH GENERAL INSTRUMENT GI 5911
- SELF TIMED PROGRAMMING CYCLE
- WORD AND CHIP ERASABLE
- 10,000 ERASE/WRITE CYCLES.
- TEN YEARS DATA RETENTION
- POWER-ON DATA PROTECTION

PIN NAMES

| CS | CHIP SELECT |
| :--- | :--- |
| CLK | CLOCK INPUT |
| DI | SERIAL DATA INPUT |
| DO | SERIAL DATA OUTPUT |
| ORG | ORGANIZATION INPUT |
| R/ $\bar{B}$ | READY/ $\overline{B U S Y}$ OUTPUT |
| $V_{C C}$ | $+5 V ~ P O W E R ~ S U P P L Y ~$ |
| GND | GROUND |




PIN DESCRIPTION

| Name | No |  |
| :---: | :---: | :--- |
| CS | 1 | Chip Select |
| CLK | 2 | Clock Input |
| DI | 3 | Serial Data Input |
| DO | 4 | Sescrial Data Output |
| GND | 5 | Ground |
| ORG | 6 | Memory Array Organization Selection Input. When the ORG pin is connected to +5, the <br> $64 \times 16$ organization is selected. When it is connected to ground, the 128 $\times 8$ organization <br> is selected. If the ORG pin is left unconnected, then an internal pull up device will select <br> the $64 \times 16$ organization. |
| RDY/BUSY | 7 | Status Output |
| V $_{\text {CC }}$ | 8 | +5 V Power Supply |

BLOCK DIAGRAM


## INSTRUCTION SET

| Instruction | Start bit | Opcode | Address |  | Data |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
|  |  |  | $128 \times 8$ | $\mathbf{6 4 \times 1 6}$ | $\mathbf{1 2 8 \times 8} \quad \mathbf{6 4 \times 1 6}$ |  |  |
| READ | 1 | 1000 | $A_{6}-A_{0}$ | $A_{5}-A_{0}$ |  |  | Read Address $A_{N}-A_{0}$ |
| PROGRAM | 1 | $\times 100$ | $A_{6}-A_{0}$ | $A_{5}-A_{0}$ | $D_{7}-D_{0}$ | $D_{15}-D_{0}$ | Program Address $A_{N}-A_{0}$ |
| PEN | 1 | 0011 | 0000000 | 000000 |  |  | Program Enable |
| PDS | 1 | 0000 | 0000000 | 000000 |  | Program Disable |  |
| ERAL | 1 | 0010 | 0000000 | 000000 |  | Erase All Addresses |  |
| WRAL | 1 | 0001 | 0000000 | 000000 | $D_{7}-D_{0} \quad D_{15}-D_{0}$ | Program All Addresses |  |

DI/DO: It is possible to connect the Data In and Data Out pins together. However, with this configuration it si possible for a "bus conflict" to occur during the "dummy zero" that precedes the read operation, if $A_{0}$ is a logic high level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving $A_{0}$. The higher the current sourcing capability
of $A_{0}$, the higher the voltage at the Data Out pin.
POWER-ON DATA PROTECTION CIRCUITRY: During power-up all modes of operation are inhibited until $\mathrm{V}_{\mathrm{CC}}$ has reached a level of between 2.8 and 3.5 volts. During power-down the source data protection circuitry acts to inhibit all modes when $\mathrm{V}_{\mathrm{CC}}$ has fallen below the voltage range of 2.8 to 3.5 volts.

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | +7 | V |
|  | Voltage on any input pin | $\mathrm{GND}-0.3$ to +7 | V |
|  | Voltage or any output pin | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
|  |  | $\mathrm{GND}-0.3$ |  |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Lead temperature (Soldering: 10 seconds) | +300 | ${ }^{\circ} \mathrm{C}$ |

## READ OPERATION

DC CHARACTERISTICS
$\mathrm{T}_{\mathrm{amb}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ for $\mathrm{CP}, \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$ for $\mathrm{VP}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ (Unless otherwise specified)

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Operating voltage |  | 4.5 |  | 5.5 | V |
| $\mathrm{I}_{\mathrm{CC}}$ | Operating current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CS}=\mathrm{V}_{\mathrm{IH}} \\ & \mathrm{CP} \text { range } \\ & \mathrm{VP} \text { range } \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ | mA |
| $\mathrm{I}_{\mathrm{cc} 2}$ | Standby current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CS}=\mathrm{DI}= \\ & \mathrm{SK}=\mathrm{GND}+0.1 \mathrm{~V}) \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | $\mathrm{IOL}=2.1 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | $\checkmark$ |
| IL | Input leakage current | $\mathrm{V}_{\text {in }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Lo | Output leakage current | $\mathrm{V}_{\text {out }}=5.5 \mathrm{~V}, \mathrm{CS}=0$ |  |  | 10 | $\mu \mathrm{A}$ |

AC CHARACTERISTICS
( $\mathrm{T}_{\mathrm{amb}}=0^{\circ}$ to $70^{\circ} \mathrm{C}$ for $\mathrm{CP}, \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$ for $\mathrm{VP}, \mathrm{V} C \mathrm{C}=5 \mathrm{~V} \pm 10 \%$ (Unless otherwise specified)

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
|  | SK max (Maximum frequency) |  |  |  | 250 | KHz |
|  | SK duty cycle |  | 25 | 50 | 75 | \% |
| Tcss | CS setup time |  | 0.2 |  |  | $\mu \mathrm{S}$ |
| TCSH | CS hold time |  | 0 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{T}_{\text {DIS }}$ | DI Setup time |  | 0.4 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{T}_{\text {DIH }}$ | Data input hold time |  | 0.4 |  |  | $\mu \mathrm{S}$ |
| TCPW | CLK pulse width |  | 2.0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{PD} 1}$ <br> TPDO | Data output delay | $\begin{aligned} & \hline \mathrm{CL}=100 \mathrm{pF}, \mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \text { and } \\ & \mathrm{V}_{\mathrm{H}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.45 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\mu \mathrm{S}$ |
| $t_{\text {PR }}$ | Status low time (programming time) |  |  |  | 10 | ms |

FIG. 1 - SYNCHRONOUS DATA TIMINGS


FIG. 2 - READ MODE


The READ instruction is the only instruction which outputs serial data on the DO pin. After a READ isntruction is received, the instruction and address are decoded, followed by data transfer from the memory register into a serial-out shift register. A dummy bit (logical " 0 ') precedes the data output string. The output data changes during the high states of the system clock.

| Organization | $A_{N}$ | $D_{N}$ |
| :---: | :---: | :---: |
| $128 \times 8$ | $A_{6}$ | $D_{7}$ |
| $64 \times 16$ | $A_{5}$ | $D_{15}$ |

FIG. 3 - PROGRAM MODE


The PROGRAM instruction is followed by either eight or sixteen bits of data, which are to be written into the specified address.
After the last data bit (DO) has been shifted into the data register the contents of the specified address will be erased and the new data written to the same address.
During the automatic erase/write sequence the RDY/BUSY output will go low for the duration of the automatic programming cycle as indicated by tp.

During a program cycle the internal erase and write operations occur automatically and are self-timed on the device. A single memory location may also be erased by programming that address with all " 1 's".

| Organization | $A_{N}$ | $D_{N}$ |
| :---: | :---: | :---: |
| $128 \times 8$ | $A_{6}$ | $D_{7}$ |
| $64 \times 16$ | $A_{5}$ | $D_{15}$ |

FIG. 4 - PEN (Program enable) AND PDS (Program Disable)


Programming must be preceded once by a programming enable (PEN) instruction. Programming remains enabled until a programming disable (PDS) instruction is executed.

The programming disable instruction is provided to protect against accidental data disturb. Execution of a READ instruction is independent of both PEN and PDS instructions.

FIG. 5a - ERAL (Erase all) MODE for $128 \times 8$ Organization


FIG. 5b - ERAL (Erase all) MODE for $64 \times 16$ Organization


Entire chip erasing is provided for ease of clearing the whole memory and is implemented with the ERAL (erase all registers) instruction.

Erasing the chip means that all registers in the memory array have each bit set to a 1 .

FIG. 6 - WRAL MODE


The WRAL instruction is followed by either eight or sixteen bits of data. After the last data bit ( $\mathrm{D}_{0}$ ) has been shifted into the data register the contents of all adresses will be erased an the new data written to all adresses. The pre-erasing and writing of new data occur automatically and are self-timed on-chip.
During the automatic erase/write sequence the

RDY/DUSY output will low for the duration of the automatic programming cycle as indicated by tp.

| Organization | $\mathbf{A}_{\mathbf{N}}-\mathbf{A}_{\mathbf{0}}$ | $\mathbf{D}_{\mathbf{N}}$ |
| :---: | :---: | :---: |
| $128 \times 8$ | 0000000 | $\mathrm{D}_{7}$ |
| $64 \times 16$ | 000000 | $\mathrm{D}_{15}$ |

## ORDERING INFORMATION

| Part Number | Max Frequency | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| TS59C11CP | 250 KHz | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-8 |
| TS59C11VP | 250 KHz | $5 \mathrm{~V} \pm 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP-8 |

## PACKAGE MECHANICAL DATA

8-PIN PLASTIC DIP


| Dim. | mm |  |  | Inches |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  |  |  |  |  |
| a1 | 0.70 |  |  | 0.028 |  |  |
| B | 1.39 |  | 1.65 | 0.055 |  | 0.065 |
| B1 | 0.91 |  | 1.04 | 0.036 |  | 0.041 |
| b |  | 0.50 |  |  | 0.02 |  |
| b1 | 0.38 |  | 0.50 | 0.015 |  | 0.020 |
| C |  |  |  |  |  |  |
| D |  |  | 9.80 |  |  | 0.386 |
| D1 |  |  |  |  |  |  |
| E |  | 8.90 |  |  | 0.350 |  |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 7.62 |  |  | 0.300 |  |
| e4 |  |  |  |  |  |  |
| F |  |  | 7.10 |  |  | 0.280 |
| I |  |  | 4.80 |  |  | 0.189 |
| L |  | 3.30 |  |  | 0.130 |  |
| N |  |  |  |  |  |  |
| Z | 0.44 |  | 1.60 | 0.017 |  | 0.063 |

## 1K BIT SERIAL CMOS EEPROM

- HIGHLY RELIABLE CMOS FLOATING GATE TECHNOLOGY.
- SINGLE 5-VOLT SUPPLY
- EIGHT PIN PACKAGE.
- $64 \times 16$ OR $128 \times 8$ USER SELECTABLE SERIAL MEMORY
- COMPATIBLE WITH NATIONAL SEMICONDUCTOR NMC 9346 and NMC 9306
- SELF TIMED PROGRAMMING CYCLE.
- WORD AND CHIP ERASABLE

- 10,000 ERASE/WRITE CYCLES.
- TEN YEARS DATA RETENTION
- POWER-ON DATA PROTECTION


## PIN NAMES

| CS | CHIP SELECT |
| :--- | :--- |
| SK | CLOCK INPUT |
| DI | SERIAL DATA INPUT |
| DO | SERIAL DATA OUTPUT |
| ORG | ORGANIZATION INPUT |
| $V_{\text {CC }}$ | $+5 V$ POWER SUPPLY |
| GND | GROUND |
| NC | NO CONNECT |

## PIN DESCRIPTION

| Name | No |  |
| :---: | :---: | :--- |
| CS | 1 | Chip Select |
| SK | 2 | Clock Input |
| DI | 3 | Serial Data Input |
| DO | 4 | Serial Data Output |
| GND | 5 | Ground |
| ORG | 6 | Memory Array Organization Selection Input. When the ORG pin is connected to +5 , the <br> $64 \times 16$ organization is selected. When it is connected to ground, the $128 \times 8$ organization <br> is selected. If the ORG pin is left unconnected, then an internal pull up device will select <br> the $64 \times 16$ organization. |
| $V_{\text {CC }}$ | 8 | +5 V Power Supply |June 19881/7

## BLOCK DIAGRAM



## INSTRUCTION SET

| Instruction | Start bit | Opcode | Address |  | Data |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
|  |  |  | $128 \times 8$ | $64 \times 16$ | $128 \times 8$ | $64 \times 16$ |  |
| READ | 1 | 10 | $A_{6}-A_{0}$ | $A_{5}-A_{0}$ |  |  | Read Address $A_{N}-A_{0}$ |
| ERASE | 1 | 11 | $A_{6}-A_{0}$ | $A_{5}-A_{0}$ |  |  | Erase Address $A_{N}-A_{0}$ |
| WRITE $^{*}$ | 1 | 01 | $A_{6}-A_{0}$ | $A_{5}-A_{0}$ | $D_{7}-D_{0}$ | $D_{15}-D_{0}$ | Write Address $A_{N}-A_{0}$ |
| EWEN | 1 | 00 | $11 x x x x x$ | $11 x x x x$ |  |  | Program Enable |
| EWDS | 1 | 00 | $00 x x x x x$ | $00 x x x x$ |  |  | Program Disable |
| ERAL | 1 | 00 | $10 x x x x x$ | $10 x x x x$ |  |  | Erase All Addresses |
| WRAL | 1 | 00 | $01 x x x x x$ | $01 x x x x$ | $D_{7}-D_{0}$ | $D_{15}-D_{0}$ | Program All Addresses |

* Write instruction is a self timed program instruction. The selected byte (word) gets erased before being written.

DI/DO: It is possible to connect the Data In and Data Out pins together. However, with this configuration it si possible for a "bus conflict" to occur during the "dummy zero" that precedes the read operation, if $A_{0}$ is a logic high level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving $A_{0}$. The higher the current sourcing capability
of $A_{0}$, the higher the voltage at the Data Out pin.
POWER-ON DATA PROTECTION CIRCUITRY: During power-up all modes of operation are inhibited until $V_{C C}$ has reached a level of between 2.8 and 3.5 volts. During power-down the source data protection circuitry acts to inhibit all modes when $\mathrm{V}_{\mathrm{CC}}$ has fallen below the voltage range of 2.8 to 3.5 volts.

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $V_{C C}$ | Supply voltage | +7 | V |
|  | Voltage on any input pin | $\mathrm{GND}-0.3$ to +7 | V |
|  | Voltage or any output pin | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
|  |  | $\mathrm{GND}-0.3$ |  |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Lead temperature (Soldering: 10 seconds) | +300 | ${ }^{\circ} \mathrm{C}$ |

## READ OPERATION

DC CHARACTERISTICS
( $\mathrm{T}_{\mathrm{amb}}=0^{\circ}$ to $70^{\circ} \mathrm{C}$ for $\mathrm{CP}, \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$ for $\mathrm{VP}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$; Unless otherwise specified)

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Operating voltage |  | 4.5 |  | 5.5 | V |
| lcCl | Operating current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CS}=\mathrm{V}_{\mathrm{IH}} \\ & \mathrm{CP} \text { range } \\ & \mathrm{VP} \text { range } \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 4 \\ & 4 \\ & \hline \end{aligned}$ | mA |
| ICC2 | Standby current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{CS}=\mathrm{DI}= \\ & \mathrm{SK}=\mathrm{GND}+0.1 \mathrm{~V}) \\ & \hline \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Input low voltage |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}+1}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$. | 2.4 |  |  | V |
| $\mathrm{ILI}^{\text {l }}$ | Input leakage current | $\mathrm{V}_{\text {in }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Lo | Output leakage current | $\mathrm{V}_{\text {out }}=5.5 \mathrm{~V}, \mathrm{CS}=0$ |  |  | 10 | $\mu \mathrm{A}$ |

AC ELECTRICAL CHARACTERISTICS
( $\mathrm{T}_{\mathrm{amb}}=0^{\circ}$ to $70^{\circ} \mathrm{C}$ for $\mathrm{CP} \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$ for $\mathrm{VP}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$; Unless otherwise specified)

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
|  | SK max (Maximum frequency) |  |  |  | 250 | KHz |
|  | SK duty cycle |  | 25 | 50 | 75 | \% |
| Tcss | CS setup time |  | 0.2 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{T}_{\text {CSH }}$ | CS hold time |  | 0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {DIS }}$ | DI Setup time |  | 0.4 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {DIH }}$ | Data input hold time |  | 0.4 |  |  | $\mu \mathrm{s}$ |
| $\begin{aligned} & T_{P D 1} \\ & T_{P D 0} \\ & \hline \end{aligned}$ | Data output delay | $\begin{aligned} & \mathrm{CL}=100 \mathrm{pF}, \mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V} \text { and } \\ & \mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.45 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | ${ }^{\mu \mathrm{S}}$ |
| $\mathrm{T}_{\mathrm{Hz}}$ | Output delay to Hi Z |  |  |  | 0.4 | $\mu \mathrm{s}$ |
| TE/W | Erase/write pulse width |  |  |  | 10 | ms |
| $\mathrm{T}_{\text {CS }}$ | Min. CS low time |  | 1 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{T}_{\text {SKHI }}$ | SK high time |  | 1 |  |  | $\mu \mathrm{S}$ |
| TSKLOW | SK low time |  | 1 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{T}_{\text {SV }}$ | Output delay to status valid |  |  |  | 1 | $\mu \mathrm{S}$ |

## DEVICE OPERATION

The TS93C46 is a serial Eeprom memory featuring a software programmable organization: $128 \times 8$ bit or $64 \times 16$ bit. It has 7 instructions that allow it to read, erase or write.
Each instruction consists of a start bit (logical " 1 "), an opcode field ( 2 bits), an address field ( 6 or 7 bits) and optionaly a data field (8 or 16 bits) - Address and data fields length depending on organization $\times 8$ or $\times 16$.
The DO pin is a multiplexed pin. It is used as data out during the read mode. It can also be used as a ready/busy indicator in programming mode. In all other modes, DO is tri-stated.
During power-up, all modes of operation are disabled, and the device comes up in a programdisabled state. An EWEN instruction has to be issued before starting programming.

## READ

The READ instruction reads the content of the addressed register. It outputs data serially on the DO pin. After the instruction is decoded, a dummy bit (logical " 0 ") precedes the output data string.

## ERASE/WRITE ENABLE AND DISABLE

After power-up and before starting any programming instruction, the EWEN instruction has to be issued. Once it has been issued, it will remain active until an EWDS instruction takes place. The EWDS instruction is provided to avoid any accidental programming of the part. The read instruction is independent from the EWEN and EWDS instructions.

## ERASE

After an ERASE instruction has been shifted in, CS is dropped low. This will set the beginning of the self timed erase sequence. If CS is then brought high (after observing TCS spec), the DO pin will act as a status indicator. It will remain low as long as the chip is programming. It will go high after all the bits of the addressed register have been set to al logical " 1 ".

## WRITE

After a WRITE instruction has been shifted in with the corresponding 8 bits or 16 bits of data, CS is dropped low. This will set the beginning of the self timed programming cycle. The addressed register will first be automatically erased and then the previously shifted data will be written in the register. If CS is brought high during the programming time (after observing the TCS spec), the DO pin will act as a status indicator-it will remain low a long as the chip is programming. It will go high after all the bits of the addressed register have been set to the proper value.

## ERASE ALL

This instruction is provided to erase the whole chip. It works the same way as the erase instruction does.

## WRITE ALL

This instruction is provided to write simultaneously all the registers. All the registers must be erased before doing a WRAL operation. The WRAL instruction works the same way as the write instruction does.

## SYNCHRONOUS TIMINGS



INSTRUCTION TIMINGS


S - 10654

## INSTRUCTION TIMINGS (Continued)



## ORDERING INFORMATION

| Part Number | Max Frequency | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| TS93C46CP | 250 KHz | $5 \mathrm{~V}_{ \pm}+10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP- 8 |
| TS93C46VP | 250 KHz | $5 \mathrm{~V}_{ \pm} 10 \%$ | -40 to $+85^{\circ} \mathrm{C}$ | DIP- 8 |

PACKAGE MECHANICAL DATA
8-PIN PLASTIC DIP


| Dim. | mm |  |  | inches |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  |  |  |  |  |
| a1 | 0.70 |  |  | 0.028 |  |  |
| B | 1.39 |  | 1.65 | 0.055 |  | 0.065 |
| B1 | 0.91 |  | 1.04 | 0.036 |  | 0.041 |
| b |  | 0.50 |  |  | 0.02 |  |
| b1 | 0.38 |  | 0.50 | 0.015 |  | 0.020 |
| C |  |  |  |  |  |  |
| D |  |  | 9.80 |  |  | 0.386 |
| D1 |  |  |  |  |  |  |
| E |  | 8.90 |  |  | 0.350 |  |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 7.62 |  |  | 0.300 |  |
| e4 |  |  |  |  |  |  |
| F |  |  | 7.10 |  |  | 0.280 |
| I |  |  | 4.80 |  |  | 0.189 |
| L |  | 3.30 |  |  | 0.130 |  |
| N |  |  |  |  |  |  |
| Z | 0.44 |  | 1.60 | 0.017 |  | 0.063 |

## 2K BIT (128×16) SERIAL CMOS EEPROM

ADVANCE DATA

- $128 \times 16$ SERIAL EEPROM
- SINGLE POWER SUPPLY = FROM 2.7 TO 5.5. VOLTS
- 10 YEAR DATA RETENTION AFTER 100.000 ERASE/WRITE CYCLES PER WORD
- CMOS LOW POWER CONSUMPTION = 3 MA MAX ACTIVE CURRENT AND 0.1 MA MAX STANDBY CURRENT
- 4 BYTE WRITE MODE
- SELF TIMED PROGRAMMING CYCLE (WITH AUTOERASE)
- WRITE PROTECTION IN USER DEFINED SECTION OF MEMORY
- SEQUENTIAL REGISTER READ


## DESCRIPTION

The ST93C56 is a 2048 bit non-volatile sequential access memory manufactured using SGSTHOMSON Single Floating Gate process.

It is designed to operate from 3 to 5 Volts in order to match telecommunications requirements.
Moreover, a double cell per bit architecture will allow to guarantee 100K erase/write cycles.

PIN NAMES

| CS | CHIP SELECT |
| :--- | :--- |
| SK | SERIAL DATA CLOCK |
| DI | SERIAL DATA INPUT |
| DO | SERIAL DATA OUTPUT |
| GND | GROUND |
| PE | PROGRAM ENABLE |
| PRE | PROTECT REGISTER ENABLE |
| $V_{C C}$ | POWER SUPPLY |
| NC | NO CONNECT |



PIN CONNECTIONS

NC

## BLOCK DIAGRAM



## ROM DEVICES

```
%%
```


## 16K-BIT READ ONLY MEMORY

- SINGLE $+5 \mathrm{~V} \pm 10 \%$ POWER SUPPLY
- ACCESS TIME 300 ns (MAX)
- COMPLETELY STATIC OPERATION
- INPUTS AND OUTPUTS TTL COMPATIBLE
- THREE PROGRAMMABLE CHIP SELECTS FOR SIMPLE MEMORY EXPANSION AND SYSTEM INTERFACE
- THREE STATE OUTPUTS FOR DIRECT BUS INTERFACE
- EPROMs ACCEPTED AS PROGRAM DATA INPUTS


## DESCRIPTION

The M2316H is a 16,384-bit static Read Only Memory organized as 2,048 by 8 bits. It is manufactured using SGS-THOMSON' high density N -channel Si-Gate MOS process and is ideal for non volatile data storage applications such as program storage. The three-state outputs and TTL input/output levels allow for direct interface with common system bus structures.
The M2316H is available in 24-lead dual in line plastic or ceramic packages.

PIN NAMES

| A0-A10 | ADDRESS INPUTS |
| :--- | :--- |
| D0-D7 | DATA OUTPUTS |
| CS1-CS3 | CHIP SELECT INPUTS |

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1}$ | Voltage on any pin with respect to ground | -0.5 to +7 | V |
| $\mathrm{P}_{\text {tot }}$ | Total power dissipation | 1 | W |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature: ceramic package plastic package | $\begin{array}{ll} -65 & \text { to }+150 \\ -55 & \text { to }+125 \end{array}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| Top | Operating temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

WAVEFORMS


STATIC ELECTRICAL CHARACTERISTICS $\left(T_{\mathrm{amb}}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified)

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| 'LO | Output Leakage Current | Chip deselected $\mathrm{V}_{\mathrm{OUT}}=\mathrm{OV}$ to $\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | See Note 1 | -0.5 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \quad \mathrm{l} \mathrm{OL}=2.1 \mathrm{~mA}$ |  |  | 0.4 | V |
| 1 ll | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, 0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 5.5 \mathrm{~V}$ |  |  | 10 | V |
| ICC | Power Supply Current | Output unloaded, Chip enabled $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |  | 40 | 70 | mA |

Note 1: Input levels that swing more negative than -0.5 V will be clamped and may cause damage to the device.

DYNAMIC ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{amb}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified)

| Symbol | Parameter | Test Conditions | Values |  | Unit |  |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: |
|  | Min | Typ. | Max |  |  |  |
| $t_{\text {ACC }}$ | Address Access Time | Output load: 1 TTL load and <br> 100 pf |  |  | 300 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Chip Select Delay | Input transition time: 20 ns |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{DF}}$ | Chip Deselect Delay | Timing reference levels: <br> Input: 1.5 V <br> Output: 0.8 V and 2.0 V | 10 |  | 100 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Previous Data Valid After <br> Address Change Delay |  |  |  | ns |  |
|  |  |  |  |  |  |  |

CAPACITANCE ( $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, see Note 2)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | All pins except pin <br> under test tied to <br> AC ground |  |  | 7 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance |  |  |  | 10 | pF |

Note 2: This parameter is sampled periodically and is not $100 \%$ tested.

## ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| M 2316 HB 1 | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | DIP- 24 |

## PACKAGE MECHANICAL DATA

24-PIN PLASTIC DIP


## 32K-BIT READ ONLY MEMORY

- M2332-2532 EPROM PIN COMPATIBLE
- M2333-2732 EPROM PIN COMPATIBLE
- SINGLE $+5 \mathrm{~V} \pm 10 \%$ POWER SUPPLY
- ACCESS TIME 250ns (MAX)
- COMPLETELY STATIC OPERATION
- INPUTS AND OUTPUTS TTL COMPATIBLE
- TWO PROGRAMMABLE CHIP SELECTS FOR SIMPLE MEMORY EXPANSION AND SYSTEM INTERFACE
- 2716/2532/2732 EPROMs ACCEPTED AS PROGRAM DATA INPUTS.
- THREE-STATE OUTPUTS FOR DIRECT BUS INTERFACE


## DESCRIPTION

The M2332 and M2333 are 32,768-bit static Read Only Memories organized as 4,096 by 8 bits. They are manufactured using our high density N -channel Si -Gate MOS process and are ideal for large, nonvolatile data storage applications such as program storage.
The three-state outputs and TTL input/output levels allow for direct interface with common system bus structures.
The M2332 and M2333 are available in 24-lead dual-in-line plastic or ceramic packages.

| JIN NAMES |
| :--- |
| AO-A11 |
| O0-O7 |
| CS1-CS2 |
| ADDRESS INPUT |
| $V_{C C}$ |
| CHIP SELECT INPUTS |
| GND |



B
DIP-24
(Plastic Package)
(Ordering Information at the end of the datasheet)

PIN CONNECTIONS



## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | ---: | :---: |
| $\mathrm{V}_{1}$ | Voltages on any pin with respect to ground | -0.5 to +7 | V |
| $\mathrm{P}_{\text {tot }}$ | Total power dissipation |  | 1 |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature: for ceramic package |  |  |
| for plastic package |  |  |  |

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## WAVEFORMS



DC AND OPERATING CHARACTERISTICS ( $\mathrm{T}_{\mathrm{amb}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified)

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| ILI | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, 0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | Chip deselected $\mathrm{V}_{\mathrm{OUT}}=+0.4 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Icc | Power Supply Current | Output unloaded, Chip enabled $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 70 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | See Note 1 | -0.5 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \quad \mathrm{l} \mathrm{OL}=2.1 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \quad \mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  | $\mathrm{V}_{\mathrm{cc}}$ | V |

Note 1: Input levels that swing more negative than -0.5 V will be clamped and may cause damage to the device.

AC CHARACTERISTICS

| Symbol | Parameter | Test <br> Conditions | M2332-33/D1 |  | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| $t_{\text {ACC }}$ | Address Access Time | Output load: 1 TTL <br> Load and 100 pF |  | 250 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Chip Selected Delay | Input transition time: 20 ns |  | 100 | ns |
| $\mathrm{t}_{\mathrm{DF}}$ | Chip Deselected Delay | Timing reference levels: <br> Input: 1.5 V <br> Output: 0.8 V and 2.0 V | 20 |  | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Previous Data Valid After <br> Address Change Delay |  |  |  |  |

CAPACITANCE ( $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, see Note 2)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | ---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | All pins except pin <br> under test tied to <br> AC ground |  |  | 7 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  |  | 10 | pF |  |

Note 2: This parameter is sampled periodically and is not $100 \%$ tested.

ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| M2332B1 | 250 | $5 \mathrm{~V} \pm 10 \%$ | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | DIP-24 |
| M2333B1 | 250 | $5 \mathrm{~V} \pm 10 \%$ | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | DIP-24 |

## PACKAGE MECHANICAL DATA

24-PIN PLASTIC DIP


64K-BIT READ ONLY MEMORY

- ACCESS TIME 250 ns (MAX)
- COMPLETELY STATIC OPERATION
- SINGLE +5V $\pm 10 \%$ POWER SUPPLY
- $8192 \times 8$ BIT ORGANISATION
- INPUTS AND OUTPUTS TTL COMPATIBLE
- PROGRAMMABLE CHIP SELECT
- THREE-STATE OUTPUTS FOR DIRECT BUS INTERFACE
- EPROMs ACCEPTED AS PROGRAM DATA INPUTS


## DESCRIPTION

The M2364 is a 65,536 -bit static Read Only Memory organized as 8,192 by 8 bits.
It is manufactured using our high density N -channel Si-gate MOS process and is ideal for non-volatile data storage applications where high performance , large bit storage and simple interfacing are important design considerations.
The M2364 is available in 24-lead dual in-line plastic or ceramic package.

PIN NAMES

| A0-A12 | ADDRESS INPUTS |
| :--- | :--- |
| O0-O7 | DATA OUTPUTS |
| CS/드-DC | CHIP SELECT INPUT |
| VCC | POWER SUPPLY |
| GND | GROUND |



## PIN CONNECTIONS



## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{1}$ | Voltages on any pin with respect to Ground | +0.5 to -7 | V |
| $\mathrm{P}_{\text {tot }}$ | Total power dissipation |  | 1 |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature: ceramic package <br> plastic package | -65 to +150 | W |
| $\mathrm{~T}_{\mathrm{Op}}$ | Operating temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## WAFEFORMS



DC AND OPERATING CHARACTERISTICS $\left(T_{a m b}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified)

| Symbol | Parameter | Test Conditions |  | Values |  |  |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |

Note 1: Input levels that swing more negative than -0.5 V will be clamped and may cause damage to the device.

AC CHARACTERISTICS

| Symbol | Parameter | Test <br> Conditions | M2364 |  | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
|  | Address Access Time | Output load: 1 TTL load <br> and 100 pF |  | 250 |  |
| $\mathrm{t}_{\mathrm{CO}}$ | Chip Select Delay |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{DF}}$ | Chip Deselect Delay | Input transition time:20 ns |  | 100 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Previous Data Valid After Address <br> Change Delay | Timing reference levels: <br> Input: 1.5 V <br> Output: 0.8 V and 2.0 V | 10 |  | ns |

CAPACITANCE ( $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, see Note 2))

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | All pins except pin <br> under test tied to AC <br> ground |  |  | 7 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance |  |  |  | 10 | pF |

Note 2: This parameter is sampled periodically and is not $100 \%$, tested.

ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| M2364B1 | 250 ns | $5 \mathrm{~V}_{ \pm} 10 \%$ | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | DIP-24 |

## PACKAGE MECHANICAL DATA

## 24-PIN PLASTIC DIP




| Dim. | mm |  |  | inches |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  |  |  |  |  |
| a 1 |  | 0.63 |  |  | 0.024 |  |
| B |  | 0.45 |  |  | 0.017 |  |
| b1 | 0.23 |  | 0.31 | 0.009 |  | 0.012 |
| b2 |  | 1.27 |  |  | 0.050 |  |
| C |  |  |  |  |  |  |
| D |  |  | 32.20 |  |  | 1.267 |
| E | 15.20 |  | 16.68 | 0.598 |  | 0.656 |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 27.94 |  |  | 1.100 |  |
| e4 |  |  |  |  |  |  |
| F |  |  | 14.10 |  |  | 0.555 |
| I | 4.45 |  | 0.175 |  |  |  |
| L | 3.30 |  | 0.129 |  |  |  |
| K1 |  |  |  |  |  |  |
| K2 |  |  |  |  |  |  |

[^3]
## 64K-BIT READ ONLY MEMORY

- PIN COMPATIBLE WITH M2764
- ACCESS TIME 250 ns (MAX)
- COMPLETELY STATIC OPERATION
- SINGLE $+5 \mathrm{~V} \pm 10 \%$ POWER SUPPLY
- $8192 \times 8$ BIT ORGANISATION
- INPUTS AND OUTPUTS TTL COMPATIBLE
- PROGRAMMABLE CHIP SELECT
- THREE-STATE OUTPUTS FOR DIRECT BUS INTERFACE
- EPROMs ACCEPTED AS PROGRAM DATA INPUTS


## DESCRIPTION

The M2365 is a 65,536 -bit static Read Only Memory organized as 8,192 by 8 bits. It is manufactured using our high density N-channel Si-gate MOS process and is ideal for non-volatile data storage applications where high performance, large bit storage and simple interfacing are important design considerations.
The M2365 available in 28-lead dual in-line plastic or ceramic package.

PIN NAMES

| AO-A12 | ADDRESS INPUT |
| :--- | :--- |
| CS1-CS4 | CHIP SELECT INPUTS |
| NC | NO CONNECTION |
| O0-O7 | DATA OUTPUT |
| VCC | POWER SUPPLY |
| GND | GROUND |



PIN CONNECTIONS


## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | ---: | :---: |
| $\mathrm{V}_{\mathrm{I}}$ | Voltages on any pin with respect to ground | -0.5 to +7 | V |
| $\mathrm{P}_{\text {tot }}$ | Total power dissipation | 1 | W |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature: ceramic package |  |  |
| plastic package | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{T}_{\text {op }}$ | Operating temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## WAVEFORMS



DC AND OPERATING CHARACTERISTICS ( $\mathrm{Tamb}_{\mathrm{amb}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified)

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| ll | Input Load Current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, 0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant 5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | Chip deselected $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Icc | Power Supply Current | Output unloaded, Chip enabled $V_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{I N}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 70 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | See Note 1 | -0.5 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \quad \mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \quad \mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  | $\mathrm{V}_{\mathrm{cc}}$ | V |

Note 1: Input levels that swing more negative than -0.5 V will be clamped and may cause damage to the device.

AC CHARACTERISTICS

| Symbol | Parameter | Test Conditions | M2365 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ. | Max |  |
| $t_{\text {ACC }}$ | Address Access Time | Output load: 1 TTL load and 100 pf |  |  | 250 | ns |
| tco | Chip Select Delay |  |  |  | 100 | ns |
| $t_{\text {DF }}$ | Chip Deselect Delay | Input transition time: 20 ns |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Previous Data Valid After Address Change Delay | Timing reference levels: Input: 1.5V <br> Output: 0.8 V and 2.0 V | 10 |  |  | ns |

CAPACITANCE ( $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, see Note 2)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | All pins except pin <br> under test tied to <br> AC ground |  |  | 7 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  |  | 10 | pF |  |

Note 2: This parameter is sampled periodically and is not $100 \%$ tested.

ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| M2365B1 | 250 ns | $5 \mathrm{~V}_{ \pm} 10 \%$ | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | DIP-28 |

## PACKAGE MECHANICAL DATA

28-PIN PLASTIC DIP


| Dim. | mm |  |  | inches |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  |  |  |  |  |
| a 1 |  | 0.63 |  |  | 0.025 |  |
| B |  | 0.45 |  |  | 0.018 |  |
| b 1 | 0.23 |  | 0.31 | 0.009 |  | 0.012 |
| b2 |  | 1.27 |  |  | 0.050 |  |
| C |  |  |  |  |  |  |
| D |  |  | 37.34 |  |  | 1.470 |
| E | 15.20 |  | 16.68 | 0.598 |  | 0.657 |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 33.02 |  |  | 1.300 |  |
| e4 |  |  |  |  |  |  |
| F |  |  | 14.10 |  |  | 0.555 |
| I |  | 4.45 |  |  | 0.175 |  |
| L |  | 3.30 |  |  | 0.130 |  |
| K1 |  |  |  |  |  |  |
| K2 |  |  |  |  |  |  |

## STATIC RAM DEVICES <br> ZEROPOWER


mation



MK48Z02/12(B) -12/15/20/25

## $2 \mathrm{~K} \times 8$ ZEROPOWER ${ }^{\text {Tw }}$ RAM

- PREDICTED WORST CASE BATTERY LIFE OF 11 YEARS @ $70^{\circ} \mathrm{C}$
- DATA RETENTION IN THE ABSENCE OF POWER
- DATA SECURITY PROVIDED BY AUTOMATIC WRITE PROTECTION DURING POWER FAILURE
- +5 VOLT ONLY READ/WRITE
- CONVENTIONAL SRAM WRITE CYCLES

■ FULL CMOS-440 mW ACTIVE; 5.5 mW STANDBY

- 24-PIN DUAL IN LINE PACKAGE, JEDEC PINOUTS

■ READ-CYCLE TIME EQUALS WRITE-CYCLE TIME

- LOW-BATTERY WARNING
- TWO POWER-FAIL DESELECT TRIP POINTS AVAILABLE
MK48Z02 $4.75 \mathrm{~V} \geq \mathrm{V}_{\text {PFD }} \geq 4.50 \mathrm{~V}$
MK48Z12 $4.50 \mathrm{~V} \geq \mathrm{V}_{\mathrm{PFD}} \geq 4.20 \mathrm{~V}$

| Part Number | Access Time | R/W <br> Cycle Time |
| :--- | :---: | :---: |
| MK48ZX2-12 | 120 ns | 120 ns |
| MK48ZX2-15 | 150 ns | 150 ns |
| MK48ZX2-20 | 200 ns | 200 ns |
| MK48ZX2-25 | 250 ns | 250 ns |

## TRUTH TABLE (MK48Z02/12)

| $V_{c c}$ | E | $\mathbf{G}$ | W | MODE | DQ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & <\mathrm{V}_{\mathrm{CC}}(\text { Max }) \\ & >\mathrm{V}_{\mathrm{CC}}(\text { Min }) \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ | $\begin{array}{\|c} \hline X \\ X \\ v_{1 L} \\ v_{\mathrm{H}} \end{array}$ | $\begin{gathered} \mathrm{X} \\ \mathrm{~V}_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{IH}} \\ \mathrm{~V}_{\mathrm{IH}} \end{gathered}$ | Deselect Write Read Read | High-Z <br> $\mathrm{D}_{\mathrm{IN}}$ <br> $\mathrm{D}_{\text {OUt }}$ <br> High-Z |
| $\begin{aligned} & <V_{\text {PFD }} \text { (Min) } \\ & >V_{\text {SO }} \end{aligned}$ | X | X | X | Power-Fail Deselect | High-Z |
| $\leq \mathrm{V}_{\text {So }}$ | X | X | X | Battery Back-up | High-Z |



FIGURE 1. PIN CONNECTIONS


PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{10}$ | Address Inputs | $\mathrm{V}_{\mathrm{cC}}$ System Power ( +5 V ) |
| :--- | :--- | :--- |
| $\overline{\mathrm{E}}$ | Chip Enable | $\overline{\mathrm{W}}$ |
| Write Enable |  |  |
| GND | Ground | $\overline{\mathrm{G}}$ |
| $\mathrm{DQ}_{0}-\mathrm{DQ}_{7}$ Output Enable |  |  |

## DESCRIPTION

The MK48Z02/12 is a 16,384 -bit, Non-Volatile Static RAM, organized 2K x 8 using CMOS and an integral Lithium energy source. The ZEROPOWER ${ }^{m "}$ RAM has the characteristics of a CMOS static RAM, with the important added benefit of data being retained in the absence of power. Data retention current is so small that a miniature Lithium cell contained within the package provides an energy source to preserve data. Low current drain has been attained by the use of a full CMOS memory cell, novel analog support circuitry, and carefully controlled junction leakage by an all implanted CMOS
process. Safeguards against inadvertent data loss have been incorporated to maintain data integrity in the uncertain operating environment associated with power-up and power-down transients. The ZEROPOWER RAM can replace existing $2 \mathrm{~K} \times 8$ static RAM, directly conforming to the popular Byte Wide 24-pin DIP package (JEDEC). MK48ZO2/12 also matches the pinning of 2716 EPROM and 2 K $\times 8$ EEPROM. Like other static RAMs, there is no limit to the number of write cycles that can be performed. Since the access time, read cycle, and write cycle are less than 250 ns and require only +5 volts, no additional support circuitry is needed for interface to a microprocessor.

FIGURE 2. BLOCK DIAGRAM


## OPERATION

## Read Mode

The MK48Z02/12 is in the Read Mode whenever $\bar{W}$ (Write Enable) is high and $\bar{E}$ (Chip Enable) is low, providing a ripple-through access of data from eight of 16,384 locations in the static storage array. Thus, the unique address specified by the 11 Address Inputs ( $A_{n}$ ) defines which one of 2,048 bytes of data is to be accessed.

Valid data will be available to the eight data Output Drivers within $t_{A A}$ after the last address input signal is stable, providing that the $\bar{E}$ and $\bar{G}$ access times are satisfied. If $\bar{E}$ or $\bar{G}$ access times are not met, data access will be measured from the limiting parameter ( $t_{\text {CEA }}$ or $t_{\text {OEA }}$ ), rather than the address. The state of the eight Data I/O signals is controlled by the $\bar{E}$ and $\bar{G}$ control signals. The data lines may be in an indeterminate state between $\mathrm{t}_{\mathrm{OH}}$ and $t_{A A}$, but the data lines will always have valid data at $t_{A A}$.

FIGURE 3. READ-READ-WRITE TIMING


AC ELECTRICAL CHARACTERISTICS (READ CYCLE TIMING)
$\left(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}(\mathrm{Max}) \geq \mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{CC}}\right.$ (Min))

| SYM | PARAMETER | MK482X2.12 |  | MK48ZX2.15 |  | MK48ZX2-20 |  | MK48ZX2.25 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MaX | MIN | Max | MIN | max | MIN | MAX |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 120 |  | 150 |  | 200 |  | 250 |  | ns |  |
| $t_{\text {AA }}$ | Address Access Time |  | 120 |  | 150 |  | 200 |  | 250 | ns | 1 |
| $\mathrm{t}_{\text {CEA }}$ | Chip Enable Access Time |  | 120 |  | 150 |  | 200 |  | 250 | ns | 1 |
| toea | Output Enable Access Time |  | 75 |  | 75 |  | 80 |  | 90 | ns | 1 |
| $\mathrm{t}_{\text {CEZ }}$ | Chip Enable Hi to High-Z |  | 30 |  | 35 |  | 40 |  | 50 | ns |  |
| $\mathrm{t}_{\text {OEZ }}$ | Output Enable Hi to High-Z |  | 30 |  | 35 |  | 40 |  | 50 | ns |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Valid Data Out Hold Time | 15 |  | 15 |  | 15 |  | 15 |  | ns | 1 |

NOTE

1. Measured using the Output Load Diagram shown in Figure 8.

## WRITE MODE

The MK48Z02/12 is in Write Mode whenever the $\bar{W}$ and $\bar{E}$ inputs are held low. The start of a Write is referenced to the latter occurring falling edge of either Wor $\bar{E}$. A Write is terminated by the earlier rising edge of $\bar{W}$ or $\bar{E}$. The addresses must be held valid throughout the cycle. $\bar{W}$ or $\bar{E}$ must return high for a minimum of $t_{\text {WR }}$ prior to the initiation of another Read or Write Cycle. Data-in must be valid for $t_{D S}$ prior to the End of Write and remain valid for $\mathrm{t}_{\mathrm{DH}}$ afterward.

Some processors thrash producing spurious Write Cycles during power-up, despite application of a power-on reset. Users should force W or E high during power-up to protect memory after $\mathrm{V}_{\mathrm{cc}}$ reaches $\mathrm{V}_{\mathrm{CC}}(\mathrm{min})$ but before the processor stablizes.

The MK48ZO2/12 $\bar{G}$ input is a DON'T CARE in the write mode. $\bar{G}$ can be tied low and two-wire RAM control can be implemented. A low on W will disable the outputs $t_{\text {WEZ }}$ after $\bar{W}$ falls. Take care to avcid bus contention when operating with two-wire control.

FIGURE 4. WRITE-WRITE-READ TIMING


AC ELECTRICAL CHARACTERISTICS (WRITE CYCLE TIMING)
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}(\mathrm{Max}) \geq \mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{CC}}\right.$ (Min))

| SYM | PARAMETER | MK482X2.12 |  | MK482X2.15 |  | MK482X2-20 |  | MK48ZX2-25 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MaX | MIN | MaX | MIN | Max | MIN | Max |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 120 |  | 150 |  | 200 |  | 250 |  | ns |  |
| $\mathrm{t}_{\text {AS }}$ | Address Setup Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {AW }}$ | Address Valid to End of Write | 90 |  | 120 |  | 140 |  | 180 |  | ns |  |
| $t_{\text {cew }}$ | Chip Enable to End of Write | 75 |  | 90 |  | 120 |  | 160 |  | ns |  |
| $\mathrm{t}_{\text {WEW }}$ | Write Enable to End of Write | 75 |  | 90 |  | 120 |  | 160 |  | ns |  |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery Time | 10 |  | 10 |  | 10 |  | 10 |  | ns |  |
| $t_{\text {DS }}$ | Data Setup Time | 35 |  | 40 |  | 60 |  | 100 |  | ns |  |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {WEZ }}$ | Write Enable Low to High-Z |  | 40 |  | 50 |  | 60 |  | 80 | ns |  |

## DATA RETENTION MODE

With $\mathrm{V}_{\mathrm{CC}}$ applied, the MK48Z02/12 operates as a conventional BYTEWIDE static ram. However, $\mathrm{V}_{\mathrm{CC}}$ is being constantly monitored. Should the supply voltage decay, the RAM will automatically powerfail deselect, write protecting itself when $\mathrm{V}_{\mathrm{CC}}$ falls within the $\mathrm{V}_{\text {PFD }}$ (max), $\mathrm{V}_{\text {PFD }}(\mathrm{min})$ window. The MK48Z02 has a $V_{\text {PFD }}$ (max) $-V_{\text {PFD }}(\mathrm{min})$ window of 4.75 volts to 4.5 volts, providing very high data security, particularly when all of the other system components are specified to 5.0 volts plus and minus $10 \%$. The MK48Z12 has a VPFD (max) - $\mathrm{V}_{\text {PFD }}$ (min) window of 4.5 volts to 4.2 volts, allowing users constrained to a $10 \%$ power supply specification to use the device.

Note: A mid-write cycle power failure may corrupt data at the current address location, but does not jeopardize the rest of the RAM's content. At voltages below $\mathrm{V}_{\text {PFD }}(\mathrm{min})$, the user can be assured the memory will be in a write protected state, provided the $V_{c c}$ fall time does not exceed $t_{F}$. The MK48Z02/12 may respond to transient noise spikes that reach into the deselect window if they should occur during the time the device is sampling $\mathrm{V}_{\mathrm{CC}}$. Therefore decoupling of power supply lines is recommended.

The power switching circuit connects external $\mathrm{V}_{\mathrm{CC}}$ to the RAM and disconnects the battery when $\mathrm{V}_{\mathrm{CC}}$ rises above $V_{s o}$. As $V_{C c}$ rises the battery voltage is checked. If the voltage is too low, an internal Battery Not OK (BOK) flag will be set. The BOK flag can be checked after power up. If the BOK flag is set, the first write attempted will be blocked. The flag is automatically cleared after first write, and normal RAM operation resumes. Figure 5 illustrates how a BOK check routine could be structured.

Normal RAM operation can resume $t_{\text {REC }}$ after $V_{C C}$ exceeds $\mathrm{V}_{\text {PFD }}$ (Max). Caution should be taken to keep $\bar{E}$ or $W$ high as $V_{\text {cc }}$ rises past $V_{\text {PFD }}$ (Min) as some systems may perform inadvertent write cycles after $\mathrm{V}_{\mathrm{Cc}}$ rises but before normal system operation begins.

FIGURE 5. CHECKING THE $\overline{B O K}$ FLAG STATUS


FIGURE 6. POWER-DOWN/POWER-UP TIMING


DC ELECTRICAL CHARACTERISTICS (POWER-DOWN/POWER-UP TRIP POINT VOLTAGES) $\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| V $_{\text {PFD }}$ | Power-fail Deselect Voltage (MK48ZO2) | 4.50 | 4.6 | 4.75 | V | 1 |
| V PFD | Power-fail Deselect Voltage (MK48Z12) | 4.20 | 4.3 | 4.50 | V | 1 |
| $\mathrm{~V}_{\text {SO }}$ | Battery Back-up Switchover Voltage |  | 3 |  | V | 1 |

AC ELECTRICAL CHARACTERISTICS (POWER-DOWN/POWER-UP TIMING)
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{E}}$ or $\overline{\mathrm{W}}$ at $\mathrm{V}_{\text {IH }}$ before Power Down | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{F}}$ | $\mathrm{V}_{\text {PFD }}$ (Max) to $\mathrm{V}_{\text {PFD }}$ (Min) $\mathrm{V}_{\text {CC }}$ Fall Time | 300 |  | $\mu \mathrm{S}$ | 2 |
| $\mathrm{t}_{\text {FB }}$ | $\mathrm{V}_{\text {PFD }}$ ( Min ) to $\mathrm{V}_{\text {SO }} \mathrm{V}_{\text {CC }}$ Fall Time | 10 |  | $\mu \mathrm{S}$ | 3 |
| $\mathrm{t}_{\mathrm{RB}}$ | $\mathrm{V}_{\text {SO }}$ to $\mathrm{V}_{\text {PFD }}$ ( Min ) $\mathrm{V}_{\text {CC }}$ Rise Time | 1 |  | $\mu \mathrm{S}$ |  |
| $\mathrm{t}_{\mathrm{R}}$ | $\mathrm{V}_{\text {PFD }}$ (Min) to $\mathrm{V}_{\text {PFD }}$ (Max) $\mathrm{V}_{\text {CC }}$ Rise Time | 0 |  | $\mu \mathrm{S}$ |  |
| $t_{\text {REC }}$ | $\overline{\mathrm{E}}$ or $\overline{\mathrm{W}}$ at $\mathrm{V}_{\mathrm{IH}}$ after Power Up | 2 |  | ms |  |

## NOTES:

1. All voltages referenced to GND.
2. $\mathrm{V}_{\text {PFD }}$ (Max) to $\mathrm{V}_{\text {PFD }}$ (Min) fall times of less $\mathrm{t}_{\mathrm{F}}$ may result in deselection/write protection not occurring until $50 \mu \mathrm{~s}$ after $\mathrm{V}_{\mathrm{CC}}$ passes VPFD (Min). VPFD (Max) to (Min) fall times of less than $10 \mu \mathrm{~s}$ may cause corruption of RAM data.
3. $\mathrm{V}_{\mathrm{PFD}}$ (Min) to $\mathrm{V}_{\text {SO }}$ fall times of less than $\mathrm{t}_{\mathrm{FB}}$ may cause corruption of RAM data.

## CAUTION

Negative undershoots below - 0.3 volts are not allowed on any pin while in Battery Back-up mode.

## DATA RETENTION TIME

## About Figure 7

Figure 7 illustrates how expected MK48Z02/12 battery life is influenced by temperature. The life of the battery is controlled by temperature and is virtually independent of the percentage of time the MK48Z02/12 spends in battery back-up mode.

Battery life predictions presented in Figure 7 are extrapolated from temperature accelerated life-test data collected in over 100 million device hours of continuing bare cell and encapsulated cell battery testing by SGS-THOMSON. Obviously, temperature accelerated testing cannot identify non-temperature dependent failure mechanisms. However, in view of the fact that no random cell failures have been recorded in any of SGS-THOMSON's ongoing battery testing since it began in 1982, we believe the likelihood of such failure mechanisms surfacing is extremely poor. For the purpose of this testing, a cell failure is defined as the inability of a cell stabilized at $25^{\circ} \mathrm{C}$ to produce a 2.0 volt closed-circuit voltage across a 250 K ohm load resistance.

A Special Note: The summary presented in Figure 7 represents a conservative analysis of the data presently available. While SGSTHOMSON is most likely in possession of the largest collection of battery life data of this kind in the world, the results presented should not be considered absolute or final; they can be expected to change as yet more data becomes available. We believe that future read-points of life tests presently under way and improvements in the battery technology itself will result in a continuing improvement of these figures.

Two end of life curves are presented in Figure 7. They are labeled "Average ( $\mathrm{t}_{50 \%}$ )" and " $\mathrm{t}_{1 \%} \%$ )". These terms relate to the probability that a given number of failures will have accumulated by a particular point in time. If, for example, expected life at $70^{\circ} \mathrm{C}$ is at issue, Figure 7 indicates that a particular MK48ZO2/12 has a $1 \%$ chance of having a battery failure 11 years into its life and a $50 \%$ chance of failure at the 20 year mark. Conversely, given a sample of devices, $1 \%$ of them can be expected to experience battery failure within 11 years; $50 \%$ of them can be expected to fail within 20 years.

The $\mathrm{t}_{1 \%}$ figure represents the practical onset of wear-out, and is therefore suitable for use in what would normally be though of as a worst-case analysis. The $\mathrm{t}_{50 \%}$ figure represents "normal" or "average" life. It is, therefore, accurate to say that the average device will last " $\mathrm{t}_{50 \%}$ ".
Battery life is defined as beginning on the date of manufacture. Each MK48ZO2/12 is marked with a four digit manufacturing date code in the form YYWW (Example: 8502 = 1985, week 2).

## Calculating Predicted Battery Life

As Figure 7 indicates, the predicted life of the battery in the MK48ZO2/12 is a function of temperature. The back-up current required by the memory matrix in the MK48Z02/12 is so low that it has negligible influence on battery life.
Because predicted battery life is dependent upon application controlled variables, only the user can estimate predicted battery life in a given design. As long as ambient temperature is held reasonably constant, expected life can be read directly from Figure 7. if the MK48Z02/12 spends an appreciable amount of time at a variety of temperatures, the following equations should be used to estimate battery life.

Predicted Battery Life $=$ 1
$\left.\left.\left[\left(\mathrm{TA}_{1} / \mathrm{TT}\right) / \mathrm{BL}_{1}\right)\right]+\left[\left(\mathrm{TA}_{2} / \mathrm{TT}\right) / \mathrm{BL}_{2}\right]+\ldots+\left[\left(\mathrm{TA}_{n} / T \mathrm{~T}\right) / \mathrm{BL}_{n}\right)\right]$
Where $T A_{1}, T A_{2}, T A_{n}=$ Time at Ambient Temperature 1, 2, etc.

$$
\begin{aligned}
\mathrm{TT} & =\text { Total Time }=T A_{1}+T A_{2}+\ldots+T A_{n} \\
\mathrm{BL}_{1}, B L_{2}, B L_{n} & =\text { Predicted Battery Lifetime at Temp 1, Temp 2, etc. (see Figure 7). }
\end{aligned}
$$

## EXAMPLE PREDICTED BATTERY LIFE CALCULATION

A cash register/terminal operates in an environment where the MK48Z02/12 is exposed to temperatures
of $30^{\circ} \mathrm{C}\left(86^{\circ} \mathrm{F}\right)$ or less for $3066 \mathrm{hrs} / \mathrm{yr}$; temperatures greater than $25^{\circ} \mathrm{C}$, but less than $40^{\circ} \mathrm{C}\left(104^{\circ} \mathrm{F}\right)$, for $5256 \mathrm{hrs} / \mathrm{yr}$; and temperatures greater than $40^{\circ} \mathrm{C}$, but less than $70^{\circ} \mathrm{C}\left(158^{\circ} \mathrm{F}\right)$, for the remaining 438 hrs/yr.

Reading predicted typical life values from Figure $7 ; \mathrm{BL}_{1}=456$ yrs., $\mathrm{BL}_{2}=175 \mathrm{yrs}$., $\mathrm{BL}_{3}=11.4 \mathrm{yrs}$.
Total Time $(\mathrm{TT})=8760 \mathrm{hrs} . / \mathrm{yr} . \quad \mathrm{TA}_{1}=3066 \mathrm{hrs} . / \mathrm{yr} . \quad \mathrm{TA}_{2}=5256 \mathrm{hrs} . / \mathrm{yr} . \quad \mathrm{TA}_{3}=438 \mathrm{hrs} . / \mathrm{yr}$.
Predicted Typical Battery Life $\geq$
1
[(3066/8760)/456] $+[(5256 / 8760) / 175]+[(438 / 8760) / 11.4]$
$\geq 116.5 \mathrm{yrs}$.

FIGURE 7. MK48Z02/12 PREDICTED BATTERY STORAGE LIFE VS TEMPERATURE


## ABSOLUTE MAXIMUM RATINGS*

Voltage On Any Pin Relative To GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +7.0 V
Ambient Operating ( $\mathrm{V}_{\mathrm{CC}} \mathrm{On}$ ) Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Ambient Storage (V) $V_{C C} \mathrm{Off}^{\prime}$ ) Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Total Device Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Watt
Output Current Per Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
"Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
This is a stress rating only and functional operation of the device at these or any other conditions above those indicated
in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for ex-
rended periods of time may affect reliability.
IAUTION: Under no conditions can the "Absolute Maximum Rating" for the voltage on any pin be exceeded since $t$ will cause permanent damage. Specifically, do not perform the "standard" continuity test on any input or output pin, .e do not force these pins below -0.3 V DC.

## RECOMMENDED DC OPERATING CONDITIONS

$\left.: 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage (MK48Z02) | 4.75 | 5.50 | V | 1 |
| $\mathrm{~V}_{\mathrm{CC}}$ | Supply Voltage (MK48Z12) | 4.50 | 5.50 | V | 1 |
| GND | Supply Voltage | 0 | 0 | V | 1 |
| $\mathrm{~V}_{\mathrm{IH}}$ | Logic "1" Voltage All Inputs | 2.2 | $\mathrm{~V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ | V | 1 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic "0" Voltage All Inputs | -0.3 | 0.8 | V | 1,2 |

DC ELECTRICAL CHARACTERISTICS
$\left.0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}(\max ) \geq \mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{CC}}\right.$ (min) $)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $I_{\mathrm{CC}}$ | Average $\mathrm{V}_{\mathrm{CC}}$ Power Supply Current |  | 80 | mA | 3 |
| $I_{\mathrm{CC} 2}$ | TTL Standby Current $\left(\overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IH}}\right)$ |  | 3 | mA |  |
| $I_{\mathrm{CC}}$ | CMOS Standby Current $\left(\overline{\mathrm{E}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}\right)$ |  | 1 | mA |  |
| $\mathrm{I}_{\mathrm{L}}$ | Input Leakage Current (Any Input) | -1 | +1 | $\mu \mathrm{~A}$ | 4 |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Leakage Current | -5 | +5 | $\mu \mathrm{~A}$ | 4 |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output Logic "1" Voltage ( $\left.\mathrm{I}_{\mathrm{OUT}}=-1.0 \mathrm{~mA}\right)$ | 2.4 |  | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Logic "0" Voltage $\left(\mathrm{I}_{\mathrm{OUT}}=2.1 \mathrm{~mA}\right)$ |  | 0.4 | V |  |

SAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| SYM | PARAMETER | MAX | NOTES |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{1}$ | Capacitance on all pins (except D/Q) | 7 pF | 5 |
| $\mathrm{C}_{\mathrm{D} / Q}$ | Capacitance on D/Q pins | 10 pF | 4,5 |

## votes

I. All voltages referenced to GND.
?. Negative spikes of -1.0 volts allowed for up to 10 ns once per cycle.
3. ICC1 measured with outputs open.

1. Measured with $G N D \leq V_{1} \leq V_{C C}$ and outputs deselected.
i. Effective capacitance calculated from the equation $C=\underline{I \Delta t}$ with $\Delta V=3$ volts and power supply at nominal level.

## AC TEST CONDITIONS

Input Levels:
Transition Times:
Input and Output Timing
Reference Levels
Ambient Temperature
$\mathrm{V}_{\mathrm{CC}}$ (MK48ZO2)
$\mathrm{V}_{\mathrm{CC}}$ (MK48Z12)
0.6 V to 2.4 V 5 ns
0.8 V or 2.2 V $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ 4.75 V to 5.5 V 4.5 V to 5.5 V

FIGURE 8. OUTPUT LOAD DIAGRAM


ORDERING INFORMATION
$\frac{\text { MK48Z }}{\text { DEVICE }} \frac{\mathrm{X}}{\mathrm{V}_{\mathrm{CC}} \text { RANGE }} \xrightarrow{2} \frac{\mathrm{~B}}{\text { PACKAGE }} \frac{-\mathrm{XX}}{\text { SPEED }}$

FAMILY

-12 120 NS ACCESS TIME
-15 150 NS ACCESS TIME
-20 200 NS ACCESS TIME
-25 250 NS ACCESS TIME

B PLASTIC WITH BATTERY TOP HAT
$0+10 \% /-5 \%$
$1+10 \% /-10 \%$


## NOTES:

1. Overall length includes .010 in . flash on either end of the package.
2. Package standoff to be measured per JEDEC requirements.
3. Measured from centerline to centerline at lead tips.
4. When the solder lead finish is specified, the maximum limit shall be in creased by .003 in.

## $2 \mathrm{~K} \times 8$ ZEROPOWER ${ }^{T M}$ RAM

- LOW CURRENT ( $1 \mu \mathrm{~A}$ @ $70^{\circ} \mathrm{C}$ ) BATTERY INPUT FOR DATA RETENTION IN THE ABSENCE OF POWER
- DATA SECURITY PROVIDED BY AUTOMATIC WRITE PROTECTION DURING POWER FAILURE
- +5 VOLT ONLY READ/WRITE
- CONVENTIONAL SRAM WRITE CYCLES
- LOW POWER 440 mW ACTIVE; 5.5 mW STANDBY
-READ-CYCLE TIME EQUALS WRITE-CYCLE TIME
- LOW-BATTERY WARNING
- TWO POWER-FAIL DESELECT TRIP POINTS AVAILABLE
MK48C02A $4.75 \mathrm{~V} \geq \mathrm{V}_{\text {PFD }} \geq 4.50 \mathrm{~V}$
MK48C12A $4.50 \mathrm{~V} \geq \mathrm{V}_{\text {PFD }} \geq 4.20 \mathrm{~V}$
- POWER FAIL INTERRUPT OUTPUT

| Part Number | Access Time | R/W <br> Cycle Time |
| :--- | :---: | :---: |
| MK48CX2A-15 | 150 ns | 150 ns |
| MK48CX2A-20 | 200 ns | 200 ns |
| MK48CX2A-25 | 250 ns | 250 ns |

PIN NAMES

| $A_{0}-A_{10}$ | Address Inputs | $\mathrm{V}_{\mathrm{CC}}$ System Power ( +5 V ) |
| :---: | :---: | :---: |
| $\overline{\mathrm{E}}$ | Chip Enable | $\overline{\text { W }}$ Write Enable |
| GND | Ground | $\overline{\mathrm{G}}$ Output Enable |
| $\mathrm{DQ}_{0}-\mathrm{D}$ | Data In/Data Out | $V_{B}$ Battery Input |
| INT Power Fail Interrupt (Open Drain Type) |  |  |
| NC No Connection |  |  |



FIGURE 1. PIN CONNECTIONS


TRUTH TABLE (MK48C02A/12A)

| $\mathrm{V}_{\text {c }}$ | E | $\overline{\mathbf{G}}$ | W | MODE | DQ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & <V_{\mathrm{CC}}(\mathrm{Max}) \\ & >\mathrm{V}_{\mathrm{CC}}(\mathrm{Min}) \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | X | Deselect | High-Z |
|  | $V_{\text {IL }}$ | X | $V_{\text {IL }}$ | Write | $\mathrm{D}_{\text {IN }}$ |
|  | $V_{\text {IL }}$ | $V_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | Read | D ${ }_{\text {OUT }}$ |
|  | $V_{\text {IL }}$ | $V_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IH}}$ | Read | High-Z |
| $\begin{aligned} & <V_{\text {PFD }} \text { (Min) } \\ & >V_{\text {SO }} \end{aligned}$ | X | X | X | Power-Fail Deselect | High-Z |
| $\leq \mathrm{V}_{\text {So }}$ | X | X | X | Battery Back-up | High-Z |

## DESCRIPTION

The MK48C02A/12A is a CMOS RAM with internal power fail support circuitry for battery backup ap-
plications. The fully static RAM uses an HCMOS six transistor cell and is organized $2 \mathrm{~K} \times 8$. Included in the device is a feature to conserve battery energy and a method of providing data security during $V_{C C}$ transients. A precision voltage detector write-protects the RAM to prevent inadvertent loss of data when $\mathrm{V}_{\mathrm{cc}}$ falls out of tolerance. In this way, all input and output pins (including $\bar{E}$ and $\bar{W}$ ) become "don't care". The device permits full functional ability of the RAM for $\mathrm{V}_{\mathrm{C}}$ above 4.75 V (MK48C02A) and 4.5V (MK48C12A). Data protection is provided for $\mathrm{V}_{\mathrm{CC}}$ below 4.5 V (MK48C02A) and 4.2V (MK48C12A), and maintains data in the absence of $\mathrm{V}_{\mathrm{CC}}$ with no additional support circuitry other than a primary cell. The current supplied by the battery during data retention is for junction leakage only (typically less than 5na) because all powerconsuming circuitry is turned off. The low battery drain allows use of a long life Lithium primary cell.

FIGURE 2. BLOCK DIAGRAM


## OPERATION

## Read Mode

The MK48C02A/12A is in the Read Mode whenever $\bar{W}$ (Write Enable) is high and $\bar{E}$ (Chip Enable) is low, providing a ripple-through access of data from eight of 16,384 locations in the static storage array. Thus, the unique address specified by the 11 Address Inputs ( $A_{n}$ ) defines which one of 2,048 bytes of data is to be accessed.

Valid data will be available to the eight data Output Drivers within $t_{A A}$ after the last address input signal is stable, providing that the $\bar{E}$ and $\bar{G}$ access times are satisfied. If $\bar{E}$ or $\bar{G}$ access times are not met, data access will be measured from the limiting parameter ( $t_{\text {CEA }}$ or $t_{O E A}$ ), rather than the address. The state of the eight Data I/O signals is controlled by the $\bar{E}$ and $\bar{G}$ control signals. The data lines may be in an indeterminate state between $t_{\mathrm{OH}}$ and $t_{A A}$, but the data lines will always have valid data at $t_{A A}$.

FIGURE 3. READ-READ-WRITE TIMING


AC ELECTRICAL CHARACTERISTICS (READ CYCLE TIMING)
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}(\mathrm{Max}) \geq \mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{CC}}(\mathrm{Min})\right)$

| SYM | PARAMETER | MK48CX2A.15 |  | MK48CX2A-20 |  | MK48CX2A-25 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | Max | MIN | Max | MIN | Max |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 150 |  | 200 |  | 250 |  | ns |  |
| $t_{\text {AA }}$ | Address Access Time |  | 150 |  | 200 |  | 250 | ns | 1 |
| $\mathrm{t}_{\text {CEA }}$ | Chip Enable Access Time |  | 150 |  | 200 |  | 250 | ns | 1 |
| $\mathrm{t}_{\text {OEA }}$ | Output Enable Access Time |  | 75 |  | 80 |  | 90 | ns | 1 |
| $t_{\text {cez }}$ | Chip Enable Hi to High-Z |  | 35 |  | 40 |  | 50 | ns |  |
| $\mathrm{t}_{\text {OEZ }}$ | Output Enable Hi to High-Z |  | 35 |  | 40 |  | 50 | ns |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Valid Data Out Hold Time | 15 |  | 15 |  | 15 |  | ns | 1 |

## NOTE

1. Measured using the Output Load Diagram shown in Figure 7.

## WRITE MODE

The MK48C02A/12A is in Write Mode whenever the $\bar{W}$ and $\bar{E}$ inputs are held low. The start of a Write is referenced to the latter occurring falling edge of either $\bar{W}$ or $\bar{E}$. A Write is terminated by the earlier rising edge of $\bar{W}$ or $\bar{E}$. The addresses must be held valid throughout the cycle. $\bar{W}$ or $\bar{E}$ must return high, for a minimum of $t_{\text {WR }}$ prior to the initiation of another Read or Write Cycle. Data-in must be valid for $t_{D S}$ prior to the End of Write and remain valid for $\mathrm{t}_{\mathrm{DH}}$ afterward.

Some processors thrash producing spurious Write Cycles during power-up, despite application of a power-on reset. Users should force $\bar{W}$ or $\bar{E}$ high during power-up to protect memory after $\mathrm{V}_{\mathrm{CC}}$ reaches $\mathrm{V}_{\mathrm{CC}}(\mathrm{min})$ but before the processor stablizes.

The MK48C02A/12A $\bar{G}$ input is a DON'T CARE in the write mode. $\bar{G}$ can be tied low and two-wire RAM control can be implemented. A low on $\bar{W}$ will disable the outputs $t_{\text {WEZ }}$ after $\bar{W}$ falls. Take care to avoid bus contention when operating with two-wire control.

FIGURE 4. WRITE-WRITE-READ TIMING


AC ELECTRICAL CHARACTERISTICS (WRITE CYCLE TIMING)
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}(\mathrm{Max}) \geq \mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{CC}}\right.$ (Min) $)$

| SYM | PARAMETER | MK48CX2A-15 MK48CX2A-20 MK48CX2A-25 |  |  |  |  |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | max |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 150 |  | 200 |  | 250 |  | ns |  |
| $\mathrm{t}_{\text {AS }}$ | Address Setup Time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 120 |  | 140 |  | 180 |  | ns |  |
| $\mathrm{t}_{\text {CEW }}$ | Chip Enable to End of Write | 90 |  | 120 |  | 160 |  | ns |  |
| $\mathrm{t}_{\text {WEW }}$ | Write Enable to End of Write | 90 |  | 120 |  | 160 |  | ns |  |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery Time | 10 |  | 10 |  | 10 |  | ns |  |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time | 40 |  | 60 |  | 100 |  | ns |  |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {WEZ }}$ | Write Enable Low to High-Z |  | 50 |  | 60 |  | 80 | ns |  |

## DATA RETENTION MODE

With $\mathrm{V}_{\text {cc }}$ applied, the MK48C02A/12A operates as a conventional BYTEWIDE static ram. However, $\mathrm{V}_{\mathrm{cc}}$ is being constantly monitored. Should the supply voltage decay, the RAM will automatically powerfail deselect, write protecting itself when $\mathrm{V}_{\mathrm{Cc}}$ falls within the $\mathrm{V}_{\text {PFD }}$ (max), $\mathrm{V}_{\text {PFD }}$ (min) window. The MK48C02A has a $V_{\text {PFD }}(\max )-V_{\text {PFD }}(\mathrm{min})$ window of 4.75 volts to 4.5 volts, providing very high data security, particularly when all of the other system components are specified to 5.0 volts plus and minus $10 \%$. The MK48C12A has a $\mathrm{V}_{\text {PFD }}$ (max) - $\mathrm{V}_{\text {PFD }}$ $(\mathrm{min})$ window of 4.5 volts to 4.2 volts, allowing users constrained to a $10 \%$ power supply specification to use the device.

Note: A mid-write cycle power failure may corrupt data at the current address location, but does not jeopardize the rest of the RAM's content. At voltages below $\mathrm{V}_{\text {PFD }}(\mathrm{min})$, the user can be assured the memory will be in a write protected state, provided the $\mathrm{V}_{\mathrm{Cc}}$ fall time does not exceed $\mathrm{t}_{\mathrm{F}}$. The MK48C02A/12A may respond to transient noise spikes that reach into the deselect window if they should occur during the time the device is sampling $\mathrm{V}_{\mathrm{cc}}$. Therefore decoupling of power supply lines is recommended.

The power switching circuit connects external $\mathrm{V}_{\mathrm{CC}}$ to the RAM and disconnects the battery when $V_{C C}$ rises above $V_{\text {so }}$. As $V_{c c}$ rises the battery voltage is checked. If the voltage is too low, an internal Battery Not OK ( $\overline{\mathrm{BOK}}$ ) flag will be set. The $\overline{\mathrm{BOK}}$ flag can be checked after power up. If the BOK flag is set, the first write attempted will be blocked. The flag is automatically cleared after first write, and normal RAM operation resumes. Figure 5 illustrates how a BOK check routine could be structured.

Normal RAM operation can resume $t_{\text {REC }}$ after $\mathrm{V}_{\mathrm{CC}}$ exceeds $\mathrm{V}_{\text {PFD }}$ (Max). Caution should be taken to keep $\bar{E}$ or $W$ high as $V_{C C}$ rises past $V_{\text {PFD }}$ (Min) as some systems may perform inadvertent write cycles after $\mathrm{V}_{\mathrm{cc}}$ rises but before normal system operation begins.

## INTERRUPT FUNCTION

The MK48C02AN12A provides a power-fail interrupt output labeled $\mathbb{I N T}$. The INT pin eliminates the need for external power sensing components in applications where an orderly shut down of the system is necessary. The INT pin is open drain for "wire or" applications and provides the user with $10 \mu$ s to 40 $\mu \mathrm{s}$ advanced warning of an impending power-fail write protect.

FIGURE 5. CHECKING THE $\overline{B O K}$ FLAG STATUS


SES-THOMSON
Mnceociecrionics

AC ELECTRICAL CHARACTERISTICS (POWER-DOWN/POWER-UP TIMING)
$\left(0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{F}}$ | $\mathrm{V}_{\text {PFD }}\left(\mathrm{Max}\right.$ ) to $\mathrm{V}_{\text {PFD }}$ (Min) $\mathrm{V}_{\text {CC }}$ Fall Time | 300 |  | $\mu \mathrm{s}$ | 2 |
| $\mathrm{t}_{\mathrm{FB}}$ | $\mathrm{V}_{\text {PFD }}\left(\mathrm{Min}\right.$ ) to $\mathrm{V}_{\text {So }} \mathrm{V}_{\text {CC }}$ Fall Time | 10 |  | $\mu \mathrm{s}$ | 3 |
| $\mathrm{t}_{\mathrm{RB}}$ | $\mathrm{V}_{\text {SO }}$ to $\mathrm{V}_{\text {PFD }}$ (Min) $\mathrm{V}_{\text {CC }}$ Rise Time | 1 |  | $\mu \mathrm{S}$ |  |
| $\mathrm{t}_{\mathrm{R}}$ | $\mathrm{V}_{\text {PFD }}$ (Min) to $\mathrm{V}_{\text {PFD }}$ (Max) $\mathrm{V}_{\text {cc }}$ Rise Time | 0 |  | $\mu \mathrm{S}$ |  |
| $t_{\text {REC }}$ | $\bar{E}$ or $\bar{W}$ at $\mathrm{V}_{\text {IH }}$ after $\mathrm{V}_{\text {PFD }}$ (max) | 120 |  | $\mu \mathrm{S}$ |  |
| $\mathrm{t}_{\text {PFX }}$ | $\overline{\text { INT Low to Auto Deselect }}$ | 10 | 40 | $\mu \mathrm{S}$ |  |
| $\mathrm{t}_{\text {PFH }}$ | $\mathrm{V}_{\text {PFD }}$ (Max) to INT High |  | 120 | $\mu \mathrm{S}$ | 4 |
| $\mathrm{t}_{\mathrm{FB}}$ | $\mathrm{V}_{\text {PFD }}$ (Min) to $\mathrm{V}_{\text {So }}$ | 10 |  | $\mu \mathrm{s}$ |  |

DC ELECTRICAL CHARACTERISTICS (POWER-DOWN/POWER-UP TRIP POINT VOLTAGES) $\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| V $_{\text {PFD }}$ | Power-fail Deselect Voltage (MK48CO2A) | 4.50 | 4.6 | 4.75 | V | 1 |
| V $_{\text {PFD }}$ | Power-fail Deselect Voltage (MK48C12A) | 4.20 | 4.3 | 4.50 | V | 1 |
| $\mathrm{~V}_{\text {SO }}$ | Battery Back-up Switchover Voltage |  | 3 |  | V | 1 |

## NOTES:

1. All voltages referenced to GND.
2. $\mathrm{V}_{\text {PFD }}$ (Max) to $\mathrm{V}_{\text {PFD }}$ (Min) fall times of less $\mathrm{t}_{\mathrm{F}}$ may result in deselection/write protection not occurring until $40 \mu \mathrm{~s}$ after $\mathrm{V}_{\mathrm{CC}}$ passes $\mathrm{V}_{\text {PFD }}$ (Min). VPFD (Max) to (Min) fall times of less than $10 \mu \mathrm{~s}$ may cause corruption of RAM data.
3. $\mathrm{V}_{\text {PFD }}(\mathrm{Min})$ to $\mathrm{V}_{\mathrm{SO}}$ fall times of less than t $_{\text {FB }}$ may cause corruption of RAM data.
4. INT may go high anytime after $V_{C C}$ exceeds $V_{\text {PFD }}$ ( min ) and is guaranteed to go high tPFH after $V_{C C}$ exceeds $V_{\text {PFD }}$ (max).

CAUTION
Negative Undershoots Below - 0.3 volts are not allowed on any pin while in Battery Back-up mode.

FIGURE 6. POWER DOWN/POWER-UP TIMING


## ABSOLUTE MAXIMUM RATINGS*

Voltage On Any Pin Relative To GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.3 V to +7.0 V

Ambient Storage ( $\mathrm{V}_{\mathrm{cc}} \mathrm{Off}$ ) Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Total Device Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Watt
Output Current Per Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.
CAUTION: Under no conditions can the "Absolute Maximum Rating" for the voltage on any pin be exceeded since it will cause permanent damage. Specifically, do not perform the "standard" continuity test on any input or output pin, i.e do not force these pins below - 0.3 V DC.

## RECOMMENDED DC OPERATING CONDITIONS

$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage (MK48C02A) | 4.75 | 5.50 | V | 1 |
| $\mathrm{~V}_{\mathrm{CC}}$ | Supply Voltage (MK48C12A) | 4.50 | 5.50 | V | 1 |
| GND | Supply Voltage | 0 | 0 | V | 1 |
| $\mathrm{~V}_{\mathrm{IH}}$ | Logic "1" Voltage All Inputs | 2.2 | $\mathrm{~V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ | V | 1 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic "0" Voltage All Inputs | -0.3 | 0.8 | V | 1,2 |
| $\mathrm{~V}_{\mathrm{B}}$ | Battery Voltage | 1.8 | 4.0 | V | 1 |

DC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{C C}(\max ) \geq \mathrm{V}_{C C} \geq \mathrm{V}_{C C}(\min )\right)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC1}}$ | Average $\mathrm{V}_{\text {CC }}$ Power Supply Current |  | 80 | mA | 3 |
| ${ }^{\text {cce2 }}$ | TTL Standby Current ( $\bar{E}=V_{I H}$ ) |  | 3 | mA |  |
| $\mathrm{I}_{\mathrm{CC3}}$ | CMOS Standby Current ( $\bar{E} \geq \mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}$ ) |  | 1 | mA |  |
| I/L | Input Leakage Current (Any Input) | -1 | +1 | $\mu \mathrm{A}$ | 4 |
| $\mathrm{l}_{\mathrm{OL}}$ | Output Leakage Current | -5 | +5 | $\mu \mathrm{A}$ | 4 |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic "1" Voltage ( $\mathrm{l}_{\text {OUt }}=-1.0 \mathrm{~mA}$ ) | 2.4 |  | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Logic " 0 " Voltage ( $\mathrm{l}_{\text {OUT }}=2.1 \mathrm{~mA}$ ) |  | 0.4 | V |  |
| $\mathrm{V}_{\text {PFL }}$ | INT Logic " 0 " Voltage ( ${ }_{\text {OUt }}=0.5 \mathrm{~mA}$ ) |  | 0.4 | V |  |
| $\mathrm{I}_{\text {BATT }}$ | Battery Backup Current $\mathrm{V}_{\mathrm{B}}=4.0 \mathrm{~V}$ |  | 1 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\mathrm{CHG}}$ | Battery Charging Current $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | -5 | +5 | nA |  |
| $\mathrm{V}_{\text {LB }}$ | Battery OK Flag | 1.8 | 2.6 | V |  |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| SYM | PARAMETER | MAX | NOTES |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{I}}$ | Capacitance on all pins (except D/Q) | 7 pF | 5 |
| $\mathrm{C}_{\mathrm{D} / \mathrm{Q}}$ | Capacitance on D/Q pins and $\overline{\mathrm{TNT}}$ | 10 pF | 4,5 |

## NOTES

1. All voltages referenced to GND.
2. Negative spikes of -1.0 volts allowed for up to 10 ns once per cycle.
3. ICC1 measured with outputs open.
4. Measured with GND $\leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ and outputs deselected.
5. Effective capacitance calculated from the equation $C=\frac{\mid \Delta t}{\Delta V}$ with $\Delta V=3$
volts and power supply at nominal level.

## AC TEST CONDITIONS

Input Levels:
Transition Times:
Input and Output Timing
Reference Levels
Ambient Temperature
$\mathrm{V}_{\mathrm{cc}}$ (MK48C02A)
$\mathrm{V}_{\mathrm{CC}}$ (MK48C12A)

FIGURE 7. OUTPUT LOAD DIAGRAM
0.6 V to 2.4 V 5 ns
0.8 V or 2.2 V $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ 4.75 V to 5.5 V 4.5 V to 5.5 V


ORDERING INFORMATION

MK48C
2A
$\overline{\text { DEVICE }} \overline{V_{\text {CC }} \text { RANGE }}$
$\frac{X}{\text { PACKAGE }} \frac{-X X}{\text { SPEED }}$ FAMILY

-15 150 NS ACCESS TIME
-20 200 NS ACCESS TIME
-25 250 NS ACCESS TIME

K 32 PIN PLCC
N 28 PIN DIP
$0 \quad+10 \% /-5 \%$
$1+10 \% /-10 \%$

FIGURE 8. MK48C02A/12A PLASTIC LEADED CHIP CARRIER, 32 PIN (K TYPE)


FIGURE 9. MK48C02A/12A PLASTIC (N TYPE) DUAL-IN-LINE, 28 PINS


## 2K $\times 8$ ZEROPOWER ${ }^{\text {mw }} /$ TIMEKEEPER ${ }^{\text {TM }}$ RAM

- INTEGRATED ULTRA LOW POWER SRAM, REAL TIME CLOCK, CRYSTAL, POWER-FAIL CONTROL CIRCUIT AND BATTERY
- BYTEWIDE ${ }^{\text {m }}$ RAM-LIKE CLOCK ACCESS
- BCD CODED YEAR, MONTH, DAY, DATE, HOURS, MINUTES AND SECONDS
- SOFTWARE CONTROLLED CLOCK CALIBRATION FOR HIGH ACCURACY APPLICATIONS
- PREDICTED WORST CASE BATTERY STORAGE LIFE OF 11 YEARS @ $70^{\circ} \mathrm{C}$
- PIN AND FUNCTION COMPATIBLE WITH JEDEC STANDARD $2 \mathrm{~K} \times 8$ SRAMS
- AUTOMATIC POWER-FAIL CHIP DESELECTMRITE PROTECTION
- TWO POWER-FAIL DESELECT TRIP POINTS AVAILABLE
MK48T02 $4.75 \mathrm{~V} \geq \mathrm{V}_{\text {PFD }} \geq 4.50 \mathrm{~V}$
MK48T12 $4.50 \mathrm{~V} \geq \mathrm{V}_{\text {PFD }} \geq 4.20 \mathrm{~V}$

| Part Number | Access Time | R/W <br> Cycle Time |
| :--- | :---: | :---: |
| MK48TX2-12 | 120 ns | 120 ns |
| MK48TX2-15 | 150 ns | 150 ns |
| MK48TX2-20 | 200 ns | 200 ns |
| MK48TX2-25 | 250 ns | 250 ns |

TRUTH TABLE (MK48T02/12)

| $\mathbf{V}_{\mathbf{c c}}$. | E | $\overline{\mathbf{G}}$ | W | MODE | DQ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & <\mathrm{V}_{\mathrm{cc}}(\text { Max }) \\ & >\mathrm{V}_{\mathrm{cc}}(\text { Min } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{LI}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ | $\begin{gathered} \mathrm{X} \\ \mathrm{X} \\ \mathrm{v}_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{H}} \end{gathered}$ | $\begin{array}{\|l\|} \hline X \\ \mathrm{~V}_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{HH}} \\ \mathrm{~V}_{\mathrm{IH}} \end{array}$ | Deselect Write Read Read | High-Z <br> $D_{\text {IN }}$ <br> $D_{\text {OUT }}$ <br> High-Z |
| $\begin{aligned} & <V_{\text {PFD }} \text { (Min) } \\ & >V_{\text {SO }} \end{aligned}$ | X | X | X | Power-Fail Deselect | High-Z |
| $\leq \mathrm{V}_{\text {SO }}$ | X | X | X | Battery Back-up | High-Z |



FIGURE 1. PIN CONNECTIONS


PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{10}$ | Address Inputs | $\mathrm{V}_{\mathrm{CC}}$ | +5 V |
| :--- | :--- | :--- | :--- |
| $\overline{\mathrm{E}}$ | Chip Enable | $\overline{\mathrm{W}}$ | Write Enable |
| GND | Ground | $\overline{\mathrm{G}}$ | Output Enable |
| $\mathrm{DQ}-\mathrm{DQ}_{7}$ Data In/Data Out |  |  |  |

## DESCRIPTION

The MK48T02/12 combines a $2 \mathrm{~K} \times 8$ full CMOS SRAM, a BYTEWIDE accessible real time clock, a crystal and a long life lithium carbon mono-fluoride battery, all in a single plastic DIP package. The MK48T02/12 is a non-volatile pin and function equivalent to any JEDEC standard $2 \mathrm{~K} \times 8$ SRAM, such as the 6116 or 5517 . It also easily fits into many EPROM AND EEPROM sockets, providing the nonvolatility of the PROMs without any requirement for special write timing, or limitations on the number of writes that can be performed.

Access to the clock is as simple as conventional BYTEWIDE RAM access because the RAM and the Clock are combined on the same die. As Figure 2 indicates, the TIMEKEEPER registers are located in the upper eight locations of the RAM. The registers contain, beginning at the top; year, month, date, day, hour, minutes, and seconds data in 24 Hour BCD format. Corrections for 28, 29 (Leap Year), 30 and 31 day months are made automati-
cally. The eighth location is a Control register. These registers are not the actual clock counters; they are BiPORT read/write Static RAM memory locations. The MK48T02/12 includes a clock control circuit that, once every second, dumps the counters into the BiPORT RAM.

Because the Clock Registers are constructed using BiPORT memory cells, access to the rest of the RAM proceeds unhindered by updates to the TIMEKEEPER registers, even if the TIMEKEEPER registers are being updated at the very moment another location in the memory array is accessed.

The MK48T02/12 also has its own Power-fail Detect circuit. The circuit deselects the device whenever $\mathrm{V}_{\mathrm{Cc}}$ is out of range, providing a high degree of data security in the midst of unpredictable system operations brought on by low $\mathrm{V}_{\mathrm{Cc}}$.

BiPORT, BYTEWIDE, TIMEKEEPER and ZEROPOWER are trademarks of SGS-THOMSON Microelectronics, Inc..

FIGURE 2. BLOCK DIAGRAM


## OPERATION

## READ MODE

The MK48T02/12 is in the Read Mode whenever $\bar{W}$ (Write Enable) is high and $\bar{E}$ (Chip Enable) is low. The device architecture allows ripple-through access (changing Addresses without removing Chip Enable) to any of the 2048 address locations in the static storage array. Valid data will be available at the Data I/O pins within $t_{A A}$ after the last address input signal is stable, providing that the $\bar{E}$ and $\bar{G}$ access times are satisfied.

If $\bar{E}$ or $\bar{G}$ access times are not yet met, valid data will be available at the latter of Chip Enable Access Time ( $\mathrm{t}_{\text {CEA }}$ ) or at Output Enable Access Time ( $\mathrm{t}_{\text {OEA }}$ ). The state of the eight three-state Data I/O signals is controlled by $\bar{E}$ and $\bar{G}$. If the Outputs are activated before $t_{A A}$, the data lines will be driven to an indeterminate state until ${ }_{A A}$. If the Address inputs are changed while $\bar{E}$ and $\mathcal{G}$ remain low, output data will remain valid for Output Data Hold Time


FIGURE 3. READ-READ-WRITE TIMING


AC ELECTRICAL CHARACTERISTICS (READ CYCLE TIMING)
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}(\mathrm{Max}) \geq \mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{CC}}(\mathrm{Min})\right)$

| SYM | PARAMETER | MK48TX2.12 |  | MK48TX2.15 |  | MK48TX2-20 |  | MK48TX2.25 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | max | MIN | max | MIN | max | MIN | max |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 120 |  | 150 |  | 200 |  | 250 |  | ns |  |
| $t_{\text {AA }}$ | Address Access Time |  | 120 |  | 150 |  | 200 |  | 250 | ns | 1 |
| $\mathrm{t}_{\text {CEA }}$ | Chip Enable Access Time |  | 120 |  | 150 |  | 200 |  | 250 | ns | 1 |
| toea | Output Enable Access Time |  | 75 |  | 75 |  | 80 |  | 90 | ns | 1 |
| $\mathrm{t}_{\text {CEZ }}$ | Chip Enable Hi to High-Z |  | 30 |  | 35 |  | 40 |  | 50 | ns |  |
| toez | Output Enable Hi to High-Z |  | 30 |  | 35 |  | 40 |  | 50 | ns |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Valid Data Out Hold Time | 15 |  | 15 |  | 15 |  | 15 |  | ns | 1 |

NOTE

1. Measured using the Output Load Diagram shown in Figure 13.

SCS-THOMSON

## WRITE MODE

The MK48T02/12 is in Write Mode whenever the $\bar{W}$ and $\bar{E}$ inputs are held low. The start of a Write is referenced to the latter occurring falling edge of either $\bar{W}$ or $\bar{E}$. A Write is terminated by the earlier rising edge of $\bar{W}$ or $\bar{E}$. The addresses must be held valid throughout the cycle. $\bar{W}$ or $\bar{E}$ must return high for a minimum of $t_{\text {WR }}$ prior to the initiation of another Read or Write Cycle. Data-in must be valid for $t_{D S}$ prior to the End of Write and remain valid for $t_{D H}$ afterward.

Some processors thrash producing spurious Write Cycles during power-up, despite application of a power-on reset. Users should force W or $\bar{E}$ high during power-up to protect memory after $\mathrm{V}_{\mathrm{cc}}$ reaches $\mathrm{V}_{\mathrm{CC}}(\mathrm{min})$ but before the processor stablizes.

The MK48T02/12 $\overline{\mathrm{G}}$ input is a DON'T CARE in the write mode. $\bar{G}$ can be tied low and two-wire RAM control can be implemented. A low on $\bar{W}$ will disable the outputs $\mathrm{t}_{\text {wEZ }}$ after $\overline{\mathrm{W}}$ falls. Take care to avoid bus contention when operating with two-wire control.

FIGURE 4. WRITE-WRITE-READ TIMING


AC ELECTRICAL CHARACTERISTICS (WRITE CYCLE TIMING)
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}(\mathrm{Max}) \geq \mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{CC}}(\mathrm{Min})\right)$

| SYM | PARAMETER | MK48TX2.12 |  | MK48TX2.15 |  | MK48TX2-20 |  | MK48TX2-25 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MaX | MIN | Max | MIN | Max | MIN | Max |  |  |
| $\mathrm{t}_{\text {Wc }}$ | Write Cycle Time | 120 |  | 150 |  | 200 |  | 250 |  | ns |  |
| $t_{\text {AS }}$ | Address Setup Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {AW }}$ | Address Valid to End of Write | 90 |  | 120 |  | 140 |  | 180 |  | ns |  |
| $\mathrm{t}_{\text {CEW }}$ | Chip Enable to End of Write | 75 |  | 90 |  | 120 |  | 160 |  | ns |  |
| $\mathrm{t}_{\text {WEW }}$ | Write Enable to End of Write | 75 |  | 90 |  | 120 |  | 160 |  | ns |  |
| $t_{\text {WR }}$ | Write Recovery Time | 10 |  | 10 |  | 10 |  | 10 |  | ns |  |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time | 35 |  | 40 |  | 60 |  | 100 |  | ns |  |
| $t_{\text {DH }}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {WEZ }}$ | Write Enable Low to High-Z |  | 40 |  | 50 |  | 60 |  | 80 | ns |  |

## CLOCK OPERATIONS

## Reading the Clock

Updates to the TIMEKEEPER registers should be Halted before clock data is read to prevent reading of data in transition. Because the BiPORT TIMEKEEPER cells in the RAM array are only data registers, and not the actual counters, updating the registers can be halted without disturbing the clock itself.

Updating is halted when a " 1 " is written into the "Read" bit, the seventh most significant bit in the Control register. As long as a " 1 " remains in that position, updating is halted. After a Halt is issued, the registers reflect the count, that is day, date, and time that were current at the moment the Halt com-
mand was issued. All of the TIMEKEEPER registers are updated simultaneously. A Halt will not interrupt an update in progress. Updating is within a second after the bit is reset to a " 0 ".

## Setting the Clock

The eighth bit of the Control register is the "Write" bit. Setting the Write bit to a " 1 ", like the Read Bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date and time data in 24 Hour BCD format. Resetting the Write bit to a " 0 " then transfers those values the actual TIMEKEEPER counters and allows normal operation to resume. The KS bit, FT bit and the bits marked with zeroes in Figure 5 must be written with zeroes to allow normal TIMEKEEPER and RAM operation.

FIGURE 5. THE MK48T02/12 REGISTER MAP


## Calibrating the Clock

The MK48T02/12 is driven by a quartz crystal controlled oscillator with a nominal frequency of 32768 Hz. The crystal is mounted in the tophat along with the battery. A typical MK48T02/12 is accurate within $\pm 1$ minute per month at $25^{\circ} \mathrm{C}$ without calibration. The devices are tested not to exceed $\pm 35 \mathrm{ppm}$ (Parts Per Million) oscillator frequency error at $25^{\circ} \mathrm{C}$, which comes to about $\pm 1.53$ minutes per month. Of course the oscillation rate of any crystal changes with temperature. Figure 6 shows the frequency error that can be expected at various temperatures.

Most clock chips compensate for crystal frequency and temperature shift error with cumbersome trim capacitors. The MK48T02/12 design, however, employs periodic counter correction. The calibration circuit adds or subtracts count from the oscillator divider circuit at the divide by 256 stage, as
shown in Figure 7. The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five bit Calibration byte found in the Control register. Adding count speeds the clock up, subtracting counts slows the clock down.

The Calibration byte occupies the five lower order bits in the Control register. The byte can be set to represent any value between 0 and 31 in binary form. The sixth bit is a sign bit; " 1 " indicates positive calibration, " 0 " indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened or lengthened by 128 oscillator cycles, that is one tick of the divide by 256 stage. If a binary 1 is loaded into the register, only the first two minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

FIGURE 6. THE MK48T02/12 OSCILLATOR FREQUENCY VS. TEMPERATURE


FIGURE 7. ADJUSTING THE DIVIDE BY 256 PULSE TRAIN

NORMAL


POSITIVE CALIBRATION


NEGATIVE
CALIBRATION


Therefore, each calibration step has the effect of adding or subtracting 256 oscillator cycles for every 125,829,120 ( $32768 \times 60 \times 64$ ) actual oscillator cycles, that is 2.034 ppm of adjustment per calibration step; giving the user a $\pm 63.07 \mathrm{ppm}$ calibration range. Assuming that the oscillator is in fact running at exäctly 32768 Hz , each of the 31 increments in the Calibration byte would represent 5.35 seconds per month.

Two methods are available for ascertaining how much calibration a given MK48T02/12 may require. The first involves simply setting the clock, letting it run for a month and comparing it to a known accurate reference (like WWV broadcasts). While that may seem crude, it allows the designer to give the end user the ability to calibrate his clock as his environment may require, even after the final product is packaged in a non-user serviceable enclosure. All the designer has to do is provide a simple utili
ty that accesses the Calibration byte. The utility could even be menu driven and made foolproof.

The second approach is better suited to a manufacturing environment, and involves the use of some test equipment. When the Frequency Test (FT) bit, the seventh-most significant bit in the Day register, is set to a " 1 ", and the oscillator is running at 32768 Hz , the LSB $\left(\mathrm{DQ}_{0}\right)$ of the Seconds register will toggle at a 512 Hz . Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.00512 Hz would indicate a +10 ppm (1-(512/512.00512)) oscillator frequency error, requiring a $-5\left(000101_{2}\right)$ to be loaded into the Calibration Byte for correction. Note that setting or changing the Calibration Byte does not affect the Frequency Test output frequency. The device must be selected and addresses must be stable at Address 7F9 when reading the 512 Hz on $\mathrm{DQ}_{0}$.

The FT bit must be set using the same method used to set the clock, using the Write bit. The LSB of the Seconds register is monitored by holding the MK48T02/12 in an extended read of the Second register, without having the Read bit set. The FT bit MUST be reset to a " 0 " for normal clock operations to resume.

## Stopping and Starting the Oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain from the battery. The "Stop" bit is the MSB of the Seconds register. Setting it to a " 1 " stops the oscillator. In order to make the oscillator as stingy with current as possible, the oscillator is designed to require an extra "kick" to begin oscillation again. The extra kick is provided by the Kick Start (KS) bit, the MSB of the Hours register. To start the oscillator, implement the following procedure.

1. Set the Write Bit to " 1 ".
2. Reset the Stop Bit to " 0 ".
3. Set the Kick Start Bit to " 1 ".
4. Reset the Write Bit to " 0 ".
5. Wait 2 seconds.
6. Set the Write Bit to " 1 ".
7. Reset the Kick Start Bit to " 0 ".
8. Set the Correct time and date.
9. Reset the Write Bit to " 0 ".

Note: Leaving the KS bit set will cause the Clock to draw excessive current and will shorten battery life.

## DATA RETENTION MODE

With $\mathrm{V}_{\mathrm{CC}}$ applied, the MK48T02/12 operates as a conventional BYTEWIDE static ram. However, VCc is being constantly monitored. Should the supply voltage decay, the RAM will automatically powerfail deselect, write protecting itself when $\mathrm{V}_{\mathrm{cc}}$ falls within the $V_{\text {PFD }}$ (max), $\mathrm{V}_{\text {PFD }}(\mathrm{min})$ window. The MK48T02 has a $V_{\text {PFD }}$ (max) $-V_{\text {PFD }}(\mathrm{min})$ window of 4.75 volts to 4.5 volts, providing very high data security, particularly when all of the other system components are specified to 5.0 volts plus and minus $10 \%$. The MK48T12 has a $\mathrm{V}_{\text {PFD }}$ (max) - $\mathrm{V}_{\text {PFD }}$ (min) window of 4.5 volts to 4.2 volts, allowing users constrained to a $10 \%$ power supply specification to use the device.

Note: A mid-write cycle power failure may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below $\mathrm{V}_{\text {PFD }}(\mathrm{min})$, the user can be assured the memory will be in a write protected state, provided the $\mathrm{V}_{\mathrm{CC}}$ fall time does not exceed $\mathrm{t}_{\mathrm{F}}$. The

MK48T02/12 may respond to transient noise spikes that reach into the deselect window if they should occur during the time the device is sampling $\mathrm{V}_{\mathrm{cc}}$. Therefore decoupling of power supply lines is recommended.

The power switching circuit connects external $\mathrm{V}_{\mathrm{cc}}$ to the RAM and disconnects the battery when $\mathrm{V}_{\mathrm{CC}}$ rises above $\mathrm{V}_{\mathrm{SO}}$. As $\mathrm{V}_{\mathrm{CC}}$ rises the battery voltage is checked. If the voltage is too low, an internal Battery Not OK ( $\overline{B O K}$ ) flag will be set. The $\overline{B O K}$ flag can be checked after power up. If the BOK flag is set, the first write attempted will be blocked. The flag is automatically cleared after first write, and normal RAM operation resumes. Figure 8 illustrates how a BOK check routine could be structured.

Normal RAM operation can resume $\mathrm{t}_{\text {REC }}$ after $\mathrm{V}_{\mathrm{CC}}$ exceeds $\mathrm{V}_{\text {PFD }}$ (Max). Caution should be taken to keep $\bar{E}$ or $W$ high as $V_{\text {CC }}$ rises past $V_{\text {PFD }}$ (Min) as some systems may perform inadvertent write cycles after $\mathrm{V}_{\mathrm{CC}}$ rises but before normal system operation begins.

FIGURE 8. CHECKING THE BOK FLAG STATUS


FIGURE 9. POWER-DOWN/POWER-UP TIMING


DC ELECTRICAL CHARACTERISTICS (POWER-DOWN/POWER-UP TRIP POINT VOLTAGES) $\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| V $_{\text {PFD }}$ | Power-fail Deselect Voltage (MK48T02) | 4.50 | 4.6 | 4.75 | V | 1 |
| V $_{\text {PFD }}$ | Power-fail Deselect Voltage (MK48T12) | 4.20 | 4.3 | 4.50 | V | 1 |
| $\mathrm{~V}_{\text {SO }}$ | Battery Back-up Switchover Voltage |  | 3 |  | V | 1 |

## AC ELECTRICAL CHARACTERISTICS (POWER-DOWN/POWER-UP TIMING)

$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PD }}$ | $\bar{E}$ or $\bar{W}$ at $V_{1 H}$ before Power Down | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{F}}$ | $\mathrm{V}_{\text {PFD }}$ (Max) to $\mathrm{V}_{\text {PFD }}(\mathrm{Min}) \mathrm{V}_{\text {CC }}$ Fall Time | 300 |  | $\mu \mathrm{S}$ | 2 |
| $t_{\text {FB }}$ | $\mathrm{V}_{\text {PFD }}$ (Min) to $\mathrm{V}_{\text {SO }} \mathrm{V}_{\text {CC }}$ Fall Time | 10 |  | $\mu \mathrm{s}$ | 3 |
| $t_{\text {RB }}$ | $\mathrm{V}_{\text {SO }}$ to $\mathrm{V}_{\text {PFD }}$ (Min) $\mathrm{V}_{\text {CC }}$ Rise Time | 1 |  | $\mu \mathrm{S}$ |  |
| $t_{\text {R }}$ | $\mathrm{V}_{\text {PFD }}$ ( Min ) to $\mathrm{V}_{\text {PFD }}$ (Max) $\mathrm{V}_{\text {CC }}$ Rise Time | 0 |  | $\mu \mathrm{s}$ |  |
| $t_{\text {REC }}$ | $\overline{\mathrm{E}}$ or $\overline{\mathrm{W}}$ at $\mathrm{V}_{\mathrm{IH}}$ after Power Up | 2 |  | ms |  |

## NOTES:

1. All voltages referenced to GND.
2. $\mathrm{V}_{\text {PFD }}$ (Max) to $\mathrm{V}_{\text {PFD }}$ (Min) fall times of less $\mathrm{t}_{\mathrm{F}}$ may result in deselection/write protection not occurring until $50 \mu \mathrm{~s}$ after $\mathrm{V}_{\mathrm{CC}}$ passes $\mathrm{V}_{\text {PFD }}$ (Min). $\mathrm{V}_{\text {PFD }}$ (Max) to (Min) fall times of less than $10 \mu \mathrm{~s}$ may cause corruption of RAM data or stop the clock.
3. $\mathrm{V}_{\text {PFD }}$ (Min) to $\mathrm{V}_{\text {SO }}$ fall times of less than $\mathrm{t}_{\mathrm{FB}}$ may cause corruption of RAM data or stop the clock.

## CAUTION

Negative undershoots below - 0.3 volts are not allowed on any pin while in Battery Back-up mode.

## PREDICTING BACK-UP SYSTEM LIFE

The useful life of the battery in the MK48T02/12 is expected to ultimately come to an end for one of two reasons; either because it has been discharged while providing current to an external load; or because the effects of aging render the cell useless before it can actually be discharged. Fortunately, these two effects are virtually unrelated, allowing discharge, or Capacity Consumption and the effects of aging, or Storage Life to be treated as two independent but simultaneous mechanisms, the earlier of which defines Back-up System life.

The current drain that is responsible for Capacity Consumption can be reduced either by applying $\mathrm{V}_{\mathrm{cc}}$ or turning off the oscillator. With the oscillator off, only the leakage currents required to maintain data in the RAM are flowing. With $\mathrm{V}_{\mathrm{CC}}$ on, the battery is disconnected from the RAM. Because the leakage currents of the MK48T02/12 are so low, they can be neglected in practical Storage Life calculations. Therefore, application of $\mathrm{V}_{\mathrm{Cc}}$ or turning off the oscillator can extend the effective Back-up System life.

## Predicting Storage Life

Figure 10 illustrates how temperature affects Storage Life of the MK48T02/12 battery. As long as $\mathrm{V}_{\mathrm{CC}}$ is applied or the oscillator is turned off, the life of the battery is controlled by temperature and is virtually unaffected by leakage currents drawn by the MK48T02/12.

Storage Life predictions presented in Figure 10 are extrapolated from temperature accelerated life-test data collected in over 100 million device hours of continuing bare cell and encapsulated cell battery testing by SGS-THOMSON. Obviously, temperature accelerated testing cannot identify non-temperature dependent failure mechanisms. However, in view of the fact that no random cell failures have been recorded in any of SGS-THOMSON's on going battery testing since it began in 1982, we believe the chance of such failure mechanisms surfacing is extremely small. For the purpose of this testing, a cell failure is defined as the inability of a cell stabilized at $25^{\circ} \mathrm{C}$ to produce a 2.0 volt closed-circuit voltage across a 250 K ohm load resistance.

A Special Note: The summary presented in Figure 10 represents a conservative analysis of the data presently available. While SGSTHOMSON is most likely in possession of the largest collection of battery life data of this kind in the world, the results presented should not be considered absolute or final; they can be expected to change as yet more data becomes available. We believe that future read-points of life tests presently under way and improvements in the battery technology itself will result in a continuing improvement of these figures.

Two end of life curves are presented in Figure 10. They are labeled "Average" ( $t_{50 \%}$ ) and ( $t_{1 \%}$ ). These terms relate to the probability that a given number of failures will have accumulated by a particular point in time. If, for example, expected life at $70^{\circ} \mathrm{C}$ is at issue, Figure 10 indicates that a particular MK48T02/12 has a $1 \%$ chance of having a battery failure 11 years into its life and a $50 \%$ chance of failure at the 20 year mark. Conversely, given a sample of devices, $1 \%$ of them can be expected to experience battery failure within 11 years; $50 \%$ of them can be expected to fail within 20 years.

The $t_{1 \%}$ figure represents the practical onset of wear out, and is therefore suitable for use in what would normally be thought of as a worst-case analysis. The $t_{50 \%}$ figure represents "normal" or "average" life. It is, therefore, accurate to say that the average device will last " $\mathrm{t}_{50 \%}$ ".

Battery life is defined as beginning on the date of manufacture. Each MK48T02/12 is marked with a four digit manufacturing date code in the form YYWW (Example: $8625=1986$, week 25).

## Calculating Predicted Storage Life of the Battery

As Figure 10 indicates, the predicted Storage Life of the battery in the MK48T02/12 is a function of temperature.

Because the ambient temperature profile is dependent upon application controlled variables, only the user can estimate predicted Storage Life in a given design. As long as ambient temperature is held reasonably constant, expected Storage Life can be read directly from Figure 10. If the MK48T02/12 spends an appreciable amount of time at a variety of temperatures, the following equation should be used to estimate Storage Life.

$$
\text { Predicted Storage Life }=\frac{1}{\left[\left(\mathrm{TA}_{1} / \mathrm{TT}\right) / \mathrm{SL}_{1}\right]+\left[\left(\mathrm{TA}_{2} / \mathrm{TT}\right) / \mathrm{SL}_{2}\right]+\ldots+\left[\left(\mathrm{TA}_{n} / \mathrm{TT}\right) / \mathrm{SL}_{n}\right]}
$$

Where $\mathrm{TA}_{1}, \mathrm{TA}_{2}, \mathrm{TA}_{\mathrm{n}}=$ Time at Ambient Temperature 1, 2, etc.

$$
T T=\text { Total Time }=T A_{1}+T A_{2}+\ldots+T A_{n}
$$

$\mathrm{SL}_{1}, \mathrm{SL}_{2}, \mathrm{SL}_{\mathrm{n}}=$ Predicted Storage Life at Temp 1, Temp 2, etc. (See Figure 10).

## Example Predicted Storage Life Calculation

A cash registerterminal operates in an environment where the MK48T02/12 is exposed to temperatures
of $30^{\circ} \mathrm{C}\left(86^{\circ} \mathrm{F}\right)$ or less for $4672 \mathrm{hrs} / \mathrm{yr}$; temperatures greater than $25^{\circ} \mathrm{C}$, but less than $40^{\circ} \mathrm{C}\left(104^{\circ} \mathrm{F}\right)$, for $3650 \mathrm{hrs} / \mathrm{yr}$; and temperatures greater than $40^{\circ} \mathrm{C}$, but less than $70^{\circ} \mathrm{C}\left(158^{\circ} \mathrm{F}\right)$, for the remaining $438 \mathrm{hrs} / \mathrm{yr}$.

Reading predicted $\mathrm{t}_{1 \%}$ values from Figure 10; $\mathrm{SL}_{1}=456 \mathrm{yrs}$., $\mathrm{SL}_{2}=175 \mathrm{yrs}$., $\mathrm{SL}_{3}=11.4 \mathrm{yrs}$.
Total Time $(T T)=8760 \mathrm{hrs} . / \mathrm{yr} . \quad \mathrm{TA}_{1}=4672 \mathrm{hrs} . / \mathrm{yr} . \quad \mathrm{TA}_{2}=3650 \mathrm{hrs} . / \mathrm{yr} . \quad \mathrm{TA}_{3}=438 \mathrm{hrs} . / \mathrm{yr}$.

$$
\begin{aligned}
\text { Predicted Typical Storage Life } & \geq \frac{1}{[(4672 / 8760) / 456]+[(3650 / 8760) / 175]+[(438 / 8760) / 11.4]} \\
& \geq 126 \mathrm{yrs} .
\end{aligned}
$$

FIGURE 10. MK48T02/12 PREDICTED BATTERY STORAGE LIFE VS. TEMPERATURE


## Predicting Capacity Consumption Life

The MK48T02/12 internal cell has a minimum rated capacity of 35 mAh . The device places a nominal combined RAM and TIMEKEEPER load of 1.2 uA on a typical internal 37 mAh lithium battery when the clock is running and the device is in Battery Back-up mode. At that rate, the MK48T02/12 will consume the cell's capacity in 29,166 hours, or about 3.3 years. But, as Figure 11 shows, Capacity Consumption can be spread over a much longer period of time.

Naturally, Back-up current varies with temperature. As Figure 12 indicates, the rate of Current Consumption by the MK48T02/12 with the clock running in Battery Back-up mode is a function of temperature.

## Example Consumption Life Calculation life.

Taking the same cash register/terminal used earlier, let's assume that the high and low temperature periods are the non-operating, Battery Back-up mode periods, and that the register is turned on 10 hours a day seven days per week. The two points of interest on the curves in Figure 12 will be the $25^{\circ} \mathrm{C}$ and the $70^{\circ} \mathrm{C}$ points.

Reading Capacity Life values from Figure 12; $\mathrm{CL}_{1}=3.3 \mathrm{yrs} ., \mathrm{CL}_{2}=3.55 \mathrm{yrs}$.
Total Time $(\mathrm{TT})=8760 \mathrm{hrs} . / \mathrm{yr} . \mathrm{TA}_{1}=4672 \mathrm{hrs} . / \mathrm{yr} . \mathrm{TA}_{2}=438 \mathrm{hrs} . / \mathrm{yr}$.
Capacity Life $\geq$ $\qquad$
$[(4672 / 8760) / 3.3]+[(438 / 8760) / 3.55]$

$$
\geq 5.69 \mathrm{yrs} .
$$

## Estimating Back-up System Life

The procedure for estimating Back-up System Life is simple. Pick the lower of the two numbers. In the case calculated in the examples, that would be 5.69 years.

Because the ambient temperature profile is dependent upon application controlled variables, only the user can estimate consumption rates in a given design. As long as ambient temperature is held reasonably constant, expected Capacity Consumption life can be estimated by reading 0\% $\mathrm{V}_{\mathrm{cc}}$ Duty Cycle Capacity Consumption life directly from Figure 12, and dividing by the expected $\mathrm{V}_{\mathrm{cc}}$ Duty Cycle (i.e. at $25^{\circ} \mathrm{C}$ with a $66 \%$ Duty Cycle, Capacity Consumption Life $=3.3 /(1.66)=9.5$ years).

If the MK48T02/12 spends an appreciable amount of time at a variety of temperatures, the same equation provided in the previous Storage Life section should be used to estimate Capacity Consumption
] [40/टlorou)

FIGURE 11. TYPICAL CAPACITY CONSUMPTION LIFE AT $25^{\circ} \mathrm{C}$ VS. $\mathrm{V}_{\mathrm{CC}}$ DUTY CYCLE


SGS-THOMSON
$11 / 14$
దMCROELECTRONICS

FIGURE 12. CURRENT CONSUMPTION LIFE OVER TEMPERATURE WITH 0\% VCC DUTY CYCLE


## APPLICATION NOTE:

## BINARY TO BCD, AND BCD TO BINARY CONVERSION

The MK48T02/12 presents and accepts TIMEKEEPER data in BCD format. Conversion to or from other formats can be executed in a single line of code, as the following example BASIC program demonstrates.

10 REM BINARY TO BCD
20 DEF FNA (X)=INT (X/10)*16+X-INT (X/10)*10
30 REM BCD TO BINARY
40 DEF FNB $(X)=$ INT (X/16)*10+(XAND15)

## AC TEST CONDITIONS

Input Levels:
Transition Times:
Input and Output Timing
Reference Levels
0.6 V to 2.4 V 5 ns
0.8 V or 2.2 V

FIGURE 13. EQUIVALENT OUTPUT LOAD DIAGRAM


## ABSOLUTE MAXIMUM RATINGS*

Voltage On Any Pin Relative To GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +7.0 V
Ambient Operating ( $\mathrm{V}_{\mathrm{CC}}$ On) Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Ambient Storage (VCC $\mathrm{V}_{\mathrm{CC}}$ Off, Oscillator Off) Temperature . . . . . . . . . . . . . . . . . . . . . . . . . $20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Total Device Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Watt
Output Current Per Pin. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
"Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage (MK48T02) | 4.75 | 5.50 | V | 1 |
| $\mathrm{~V}_{\mathrm{CC}}$ | Supply Voltage (MK48T12) | 4.50 | 5.50 | V | 1 |
| GND | Supply Voltage | 0 | 0 | V | 1 |
| $\mathrm{~V}_{\text {IH }}$ | Logic "1" Voltage All Inputs | 2.2 | $\mathrm{~V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ | V | 1 |
| $\mathrm{~V}_{\text {IL }}$ | Logic "0" Voltage All Inputs | -0.3 | 0.8 | V | 1,2 |

DC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}(\mathrm{Max}) \geq \mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{CC}}\right.$ (Min) $)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $I_{\mathrm{CC} 1}$ | Average $\mathrm{V}_{\mathrm{CC}}$ Power Supply Current |  | 80 | mA | 3 |
| $\mathrm{I}_{\mathrm{CC} 2}$ | TTL Standby Current $\left(\overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IH}}\right)$ |  | 5 | mA | 4 |
| $\mathrm{I}_{\mathrm{CC} 3}$ | CMOS Standby Current $\left(\overline{\mathrm{E}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}\right)$ |  | 3 | mA | 4 |
| $\mathrm{I}_{\mathrm{LL}}$ | Input Leakage Current (Any Input) | -1 | +1 | $\mu \mathrm{~A}$ | 5 |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Leakage Current | -5 | +5 | $\mu \mathrm{~A}$ | 5 |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output Logic "1" Voltage $\left(\mathrm{I}_{\text {OUT }}=-1.0 \mathrm{~mA}\right)$ | 2.4 |  | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Logic " 0 " Voltage $\left(\mathrm{I}_{\text {OUT }}=2.1 \mathrm{~mA}\right)$ |  | 0.4 | V |  |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| SYM | PARAMETER | MAX | NOTES |
| :--- | :--- | :---: | :---: |
| $C_{I}$ | Capacitance on all pins (except D/Q) | 7 pF | 6 |
| $C_{D / Q}$ | Capacitance on D/Q pins | 10 pF | 6,7 |

## NOTES

1. All voltages referenced to GND.
2. Negative spikes of -1.0 volts allowed for up to 10 ns once per cycle.
3. ICC1 measured with outputs open.
4. Measured with Control Bits set as follows: $\mathrm{R}=1$; W, ST, KS, $\mathrm{FT}=0$.
5. Measured with $G N D \leq V_{1} \leq V_{C C}$ and outputs deselected.
6. Effective capacitance calculated from the equation $C=\frac{\mid \Delta t}{V}$ with $\Delta V=3$ volts and power supply at 5.0 V .
7. Measured with outputs deselected.

PACKAGE DESCRIPTION


## ORDERING INFORMATION

| MK48T | X | 2 | B | -xX |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DEVICE FAMILY | $\overline{V_{C C} \text { RANGE }}$ |  | PACKAGE | $\overline{\text { SPEED }}$ |  |  |
|  |  |  |  |  | -12 | 120 NS ACCESS TIME |
|  |  |  |  |  | -15 | 150 NS ACCESS TIME |
|  |  |  |  |  | -20 | 200 NS ACCESS TIME |
|  |  |  |  |  | -25 | 250 NS ACCESS TIME |
|  |  |  |  |  | B | PLASTIC WITH BATTERY TOP HAT |
|  |  |  |  |  | 0 | +10\%/-5\% |
|  |  |  |  |  | 1 | +10\%/-10\% | MK48Z08/18/09/19(B)

-15/20/25
$8 \mathrm{~K} \times 8$ ZEROPOWER ${ }^{T M}$ RAM

PREDICTED WORST CASE BATTERY LIFE OF 11 YEARS @ $70^{\circ} \mathrm{C}$

- DATA RETENTION IN THE ABSENCE OF POWER
- POWER FAIL INTERRUPT OUTPUT (MK48Z09/19) OPEN DRAIN
- EXTRA DATA SECURITY PROVIDED BY EARLY WRITE PROTECTION DURING POWER FAILURE (MK48Z08/09)
- DIRECT REPLACEMENT FOR VOLATILE 8K x 8 BYTE WIDE STATIC RAM
- +5 VOLT ONLY READ/WRITE
- UNLIMITED WRITE CYCLES
- JEDEC STANDARD 28 PIN MEMORY PINOUT
- READ-CYCLE TIME EQUALS WRITE-CYCLE TIME
- TWO POWER-FAIL DESELECT TRIP POINTS AVAILABLE
MK48Z08/09: $4.75 \mathrm{~V} \geq \mathrm{V}_{\text {PFD }} \geq 4.50 \mathrm{~V}$
MK48Z18/19: $4.50 \mathrm{~V} \geq \mathrm{V}_{\text {PFD }} \geq 4.20 \mathrm{~V}$

| Part Number | Access Time | R/W Cycle Time |
| :--- | :---: | :---: |
| MK48Z08B-25 | 250 ns | 250 ns |
| MK48Z08B-20 | 200 ns | 200 ns |
| MK48Z08B-15 | 150 ns | 150 ns |
| MK48Z18B-25 | 250 ns | 250 ns |
| MK48Z18B-20 | 200 ns | 200 ns |
| MK48Z18B-15 | 150 ns | 150 ns |
| MK48Z09B-25 | 250 ns | 250 ns |
| MK48Z09B-20 | 200 ns | 200 ns |
| MK48Z09B-15 | 150 ns | 150 ns |
| MK48Z19B-25 | 250 ns | 250 ns |
| MK48Z19B-20 | 200 ns | 200 ns |
| MK48Z19B-15 | 150 ns | 150 ns |



FIGURE 1. PIN CONNECTIONS

| NC 1 | MK48z08/ | $28 \mathrm{v}_{\mathrm{cc}}$ |
| :---: | :---: | :---: |
| $\mathrm{A}_{12} 2$ |  | 27 w |
| $\mathrm{A}_{7}{ }^{\text {a }}$ |  | $\square 26 \mathrm{NC}$ |
| $\mathrm{A}_{6}{ }^{4}-$ |  | $\square 25 \mathrm{~A}_{\mathrm{B}}$ |
| $\mathrm{A}_{5} 5$ 5 |  | $\square 24 A_{9}$ |
| $\mathrm{A}_{4} 6{ }^{\text {a }}$ |  | $\square 23 A_{11}$ |
| $\mathrm{A}_{3} 7$ |  | $\square 22$ |
| $\mathrm{A}_{\mathrm{A}_{1}} 8$ |  | $21 \quad A_{10}$ |
| $A_{1}{ }^{\text {a }} 9$ |  | $\square 20$ |
| $\mathrm{A}_{0} 10 \square$ |  | $\square^{19} \mathrm{DO}_{7}$ |
| $\mathrm{Da}_{0} \quad 11 \square$ |  | $\square 18 \mathrm{DO}_{6}$ |
| $\mathrm{DO}_{1} 12 \square$ |  | $\square 17 \quad \mathrm{DO}_{5}$ |
| $\mathrm{DO}_{2} \mathrm{I}^{\square} \square$ |  | $\square 16 \mathrm{DO}_{4}$ |
| GND 14 |  | $\square 15 \quad \mathrm{DC}_{3}$ |
| $\overline{\text { INT }}$ | $\bullet$ | $\square 28 \mathrm{v}_{\mathrm{cc}}$ |
| $\mathrm{A}_{12} 2 \square$ |  | 27 w |
| $\mathrm{A}_{7}{ }^{3} \square$ |  | $26 \mathrm{E}_{2}$ |
| $\mathrm{A}_{6} 4$. |  | $\square 25 \mathrm{~A}_{\mathrm{B}}$ |
| $\mathrm{A}_{5} 5 \square$ |  | $24 \mathrm{~A}_{9}$ |
| $\mathrm{A}_{4} 6$ [ |  | $\square 23 A_{11}$ |
| $A_{3} 7$ | mK48z09/ | 22 G |
| $\mathrm{A}_{\mathrm{A}_{2}} 8$ | MK48z19 | $\square 21 \mathrm{~A}_{10}$ |
| $\mathrm{A}_{1} \mathrm{~g} 9 \square$ |  | $\square 20 \bar{E}_{1}$ |
| $\mathrm{A}_{0} 10 \square$ |  | $\mathrm{P}^{19} \mathrm{DO}_{7}$ |
| $\mathrm{DQ}_{0} \mathrm{IL}^{11}$ |  | $\square 18 \mathrm{DO}_{6}$ |
| $\mathrm{DQ}_{1} 12 \square$ |  | $\square 17 \quad \mathrm{DO}_{5}$ |
| $\mathrm{DO}_{2}{ }^{13} \square$ |  | $\square 16 \mathrm{DO}_{4}$ |
| GND 14 |  | 15 DC |

## PIN NAMES

| $A_{0}-A_{12}$ | Address Inputs | $\mathrm{V}_{\text {CC }}$ System Power (+5 V) |
| :---: | :---: | :---: |
| $\overline{E_{1}}, E_{2}$ | Chip Enable | $\bar{W}$ Write Enable |
| GND | Ground | $\overline{\mathrm{G}}$ Output Enable |
| $D Q_{0}-D C$ | 7 Data In/ Data Out | INT Power Fail Interrupt Output |
| NC | No Connect |  |

## DESCRIPTION

The MK48Z08/MK48Z18/MK48Z09/MK48Z19 is a 65,536-bit, Non-Volatile Static RAM, organized 8 K x 8 using CMOS and an integral Lithium energy source. The ZEROPOWER" RAM has the characteristics of a CMOS static RAM, with the important added benefit of data being retained in the absence of power. Data retention current is so small that a

TRUTH TABLE MK48Z08/18

| $V_{\text {cc }}$ | $\bar{E}$ | $\overline{\mathbf{G}}$ | $\bar{W}$ | MODE | DQ | POWER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & <V_{C C} \\ & (\max ) \\ & >V_{C C} \\ & (\min ) \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}$ | x | X | Deselect | High Z | Standby |
|  | $V_{\text {IL }}$ | X | $V_{\text {IL }}$ | Write | $\mathrm{D}_{\mathrm{IN}}$ | Active |
|  | $V_{\text {IL }}$ | $V_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | Read | DOUT | Active |
|  | $V_{\text {IL }}$ | $V_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IH}}$ | Read | High Z | Active |
| $\begin{array}{\|l\|} \hline<V_{\mathrm{PFD}} \\ (\mathrm{~min}) \\ >V_{\mathrm{SO}} \\ \hline \end{array}$ | X | X | X | Deselect | High $\mathbf{Z}$ | CMOS <br> Standby |
| $\leq \mathrm{V}_{\text {SO }}$ | X | X | X | Deselect | High Z | Battery Back-up Mode |

miniature Lithium cell contained within the package provides an energy source to preserve data. Low current drain has been attained by the use of a full CMOS memory cell, novel analog support circuitry, and carefully controlled junction leakage by an all implanted CMOS process. Safeguards against inadvertent data loss have been incorporated to maintain data integrity in the uncertain operating environment associated with power-up and power-down transients. The ZEROPOWER RAM can replace existing $8 \mathrm{~K} \times 8$ static RAM, directly conforming to the popular Byte Wide 28-pin DIP package (JEDEC). MK48Z08/18/09/19 also matches the pinning of 2764 EPROM and $8 \mathrm{~K} \times 8$ EEPROMs. Like other static RAM, there is no limit to the number of write cycles that can be performed. Since the access time, read cycle, and write cycle are less than 250 ns and require only +5 volts, no additional support circuitry is needed for interface to a microprocessor.

TRUTH TABLE MK48Z09/19

| $V_{\text {cc }}$ | $\overline{E_{1}}$ | $E_{2}$ | $\overline{\mathbf{G}}$ | $\bar{W}$ | MODE | DQ | POWER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $<\mathrm{V}_{\mathrm{CC}}$ (max) | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | Deselect | High Z | Standby |
|  | X | $V_{\text {IL }}$ | x | X | Deselect | High Z | Standby |
|  | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | X | $\mathrm{V}_{\mathrm{IL}}$ | Write | IN | Active |
| $\begin{aligned} & >V_{C C} \\ & (\mathrm{~min}) \end{aligned}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | Read | DOUT | Active |
|  | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | Read | High Z | Active |
| $\begin{aligned} & <V_{\mathrm{PFD}} \\ & (\mathrm{~min}) \\ & >\mathrm{V}_{\mathrm{SO}} \\ & \hline \end{aligned}$ | X | X | X | X | Deselect | High Z | $\begin{array}{\|l\|} \hline \text { CMOS } \\ \text { Standby } \end{array}$ |
| $\leq \mathrm{V}_{\text {SO }}$ | X | X | x | X | Deselect | High Z | Battery <br> Back-up <br> Mode |

FIGURE 2. BLOCK DIAGRAM


## OPERATION

## Read Mode

The MK48Z08/18/09/19 is in the Read Mode whenever $\bar{W}$ (Write Enable) is high, $\bar{E}_{1}$ (Chip Enable) is low, and $\mathrm{E}_{2}$ is high (MK48Z09/19), providing a ripple-through access of data from eight of 65,536 locations in the static storage array. Thus, the unique address specified by the 13 Address Inputs $\left(A_{n}\right)$ defines which one of 8,192 bytes of data is to be accessed.

Valid data will be available to the eight data Output Drivers within $t_{A A}$ after the last address input signal is stable, providing that the Chip Enable and $\overline{\mathrm{G}}$ access times are satisfied. If Chip Enable or $\overline{\mathrm{G}}$ access times are not met, data access will be measured from the limiting parameter (toeA or $\mathrm{t}_{\text {CEA }}$ or $\mathrm{t}_{\mathrm{CEA}}$ ), rather than the address. The state of the eight Data I/O signals is controlled by the Chip Enable and $\bar{G}$ control signals. The data linesmay be in an indeterminate state between $t_{O H}$ and $t_{A A}$, but the data lines will always have valid data at $t_{A A}$.

FIGURE 3. READ CYCLE


## READ CYCLE

AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}(\min ) \leq \mathrm{V}_{\mathrm{CC}} \leq \mathrm{V}_{\mathrm{CC}}(\max )\right)$

| SYM | PARAMETER | MK48ZXX-15 |  | MK48ZXX-20 |  | MK48ZXX-25 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 150 | - | 200 | - | 250 | - | ns |  |
| $t_{A A}$ | Address Access Time | - | 150 | - | 200 | - | 250 | ns |  |
| ${ }^{\text {teEA } 1}$ | $\bar{E}_{1}$ Access Time | - | 150 | - | 200 | - | 250 | ns |  |
| $\mathrm{t}_{\text {CEA2 }}$ | $\mathrm{E}_{2}$ Access Time | - | 150 | - | 200 | - | 250 | ns |  |
| $\mathrm{t}_{\text {tea }}$ | Output Enable to Output Valid | - | 75 | - | 100 | - | 125 | ns |  |
| $\mathrm{t}_{\text {CEL }}$ | Chip Enable ( $\overline{E_{1}}, \mathrm{E}_{2}$ ) to Output In Low-Z | 10 | - | 10 | - | 15 | - | ns |  |
| $\mathrm{t}_{\text {OEL }}$ | Output Enable to Output Low-Z | 5 | - | 5 | - | 10 | - | ns |  |
| $t_{\text {CEZ }}$ | Chip Enable ( $\bar{E}_{1}, \mathrm{E}_{2}$ ) Output In High-Z | - | 75 | - | 100 | - | 125 | ns |  |
| $\mathrm{t}_{\text {OEZ }}$ | Output Enable to Output High-Z | - | 60 | - | 80 | - | 100 | ns |  |
| ${ }^{\text {tor }}$ | Output Data Hold Time | 20 | - | 20 | - | 25 | - | ns |  |

## Write Mode

The MK48Z08/18/09/19 is in the Write Mode whenever the $\bar{W}$ and $\bar{E}_{1}$ are low and $E_{2}$ (MK48Z09/19) is high. The start of a write is referenced to the latter occurring falling edge of $\bar{W}$ or $\bar{E}_{1}$, or the rising edge of $E_{2}$ (MK48ZO9/19). A write is terminated by the earlier rising edge of $\bar{W}$ or $\bar{E}_{1}$ or the falling edge of $\mathrm{E}_{2}$ (MK48Z09/19). The addresses must be held valid throughout the cycle. $\bar{E}_{1}$ or $\bar{W}$ must return high or $\mathrm{E}_{2}$ (MK48Z09/19) must
return low for a minimum of twR prior to the initiation of another read or write cycle. Data-in must be valid $t_{\text {Ds }}$ prior to the end of write and must remain valid for $\mathrm{t}_{\mathrm{DH}}$ afterward.

Because $\bar{G}$ is a Don't Care in Write Mode and a low on $\bar{W}$ will return the outputs to High-Z, $\bar{G}$ can be tied low and two-wire RAM control can be implemented. A low on $\overline{\mathrm{W}}$ will disable the outputs $\mathrm{t}_{\text {wEZ }}$ after $\overline{\mathrm{W}}$ falls. Take care to avoid bus contention when operating with two-wire control.

FIGURE 4. WRITE CYCLE 1 ( $\bar{W}$ CONTROLLED WRITE)


FIGURE 5. WRITE CYCLE 2 ( $\overline{E_{1}}$ CONTROLLED WRITE)


FIGURE 6. WRITE CYCLE 3 ( $\mathrm{E}_{2}$ CONTROLLED WRITE)


## WRITE CYCLE

AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}(\right.$ min $) \leq \mathrm{V}_{\mathrm{CC}} \leq \mathrm{V}_{\mathrm{CC}}($ max $\left.)\right)$

| SYM | PARAMETER | MK48ZXX-15 |  | MK48ZXX-20 |  | MK48ZXX-25 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 150 | - | 200 | - | 250 | - | ns |  |
| $t_{\text {wo }}$ | Write Pulse Width | 100 | - | 150 | - | 200 | - | ns |  |
| $t_{\text {cEW }}$ | Chip Enable to End of Write | 130 | - | 180 | - | 230 | - | ns |  |
| $t_{\text {AS }}$ | Address Set up Time | 0 | - | 0 | - | 0 | -- | ns |  |
| $t_{\text {WR }}$ | Write Recovery Time | 10 | - | 10 | - | 10 | - | ns |  |
| $t_{\text {WEZ }}$ | $\overline{\text { W }}$ to Output High-Z | - | 75 | - | 100 | - | 125 | ns |  |
| $t_{\text {DS }}$ | Data Setup Time | 70 | - | 80 | - | 90 | - | ns |  |
| $t_{\text {DH }}$ | Data Hold Time | 5 | - | 5 | - | 5 | - | ns |  |
| $\mathrm{t}_{\text {OEW }}$ | $\overline{\mathbf{W}}$ High to Output Low Z | 10 | - | 10 | - | 10 | - | ns |  |

AC ELECTRICAL CHARACTERISTICS (POWER-DOWN/POWER-UP TIMING)
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{F}}$ | $\mathrm{V}_{\text {PFD }}$ (Max) to $\mathrm{V}_{\text {PFD }}$ (Min) $\mathrm{V}_{\text {CC }}$ Fall Time | 300 |  | $\mu \mathrm{S}$ | 2 |
| $\mathrm{t}_{\text {FB }}$ | $\mathrm{V}_{\text {PFD }}$ ( Min ) to $\mathrm{V}_{\text {SO }} \mathrm{V}_{\text {CC }}$ Fall Time | 10 |  | $\mu \mathrm{S}$ | 3 |
| $\mathrm{t}_{\mathrm{RB}}$ | $\mathrm{V}_{\text {SO }}$ to $\mathrm{V}_{\text {PFD }}$ ( Min ) $\mathrm{V}_{\text {CC }}$ Rise Time | 1 |  | $\mu \mathrm{S}$ |  |
| $t_{\text {R }}$ | $\mathrm{V}_{\text {PFD }}$ (Min) to $\mathrm{V}_{\text {PFD }}$ (Max) $\mathrm{V}_{\text {CC }}$ Rise Time | 0 |  | $\mu \mathrm{S}$ |  |
| $t_{\text {REC }}$ | $\bar{E}_{1}$ or $\bar{W}$ at $V^{\text {IH }}$ or $\mathrm{E}_{2}$ at $\mathrm{V}_{\mathrm{IL}}$ after Power-Up | 120 |  | $\mu \mathrm{S}$ |  |
| $\mathrm{t}_{\text {PFX }}$ | $\overline{\text { INT }}$ Low to Auto Deselect | 10 | 40 | $\mu \mathrm{S}$ |  |
| $t_{\text {PFH }}$ | $\mathrm{V}_{\text {PFD }}$ (Max) to INT High |  | 120 | $\mu \mathrm{S}$ | 4 |
| $\mathrm{t}_{\text {FB }}$ | $\mathrm{V}_{\text {PFD }}$ (Min) to $\mathrm{V}_{\text {So }}$ | 10 |  | $\mu \mathrm{S}$ |  |

DC ELECTRICAL CHARACTERISTICS (POWER-DOWN/POWER-UP TRIP POINT VOLTAGES) $\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| V $_{\text {PFD }}$ | Power-fail Deselect Voltage (MK48Z08/09) | 4.50 | 4.6 | 4.75 | V | 1 |
| V $_{\text {PFD }}$ | Power-fail Deselect Voltage (MK48Z18/19) | 4.20 | 4.3 | 4.50 | V | 1 |
| V SO | Battery Back-up Switchover Voltage |  | 3 |  | V | 1 |

## NOTES:

1. All voltages referenced to GND.
2. $\mathrm{V}_{\text {PFD }}$ (Max) to VPFD (Min) fall times of less $t_{F}$ may result in deselection/write protection not occurring until $40 \mu \mathrm{~s}$ after $\mathrm{V}_{C C}$ passes VPFD (Min). VPFD (Max) to (Min) fall times of less than $10 \mu \mathrm{~s}$ may cause corruption of RAM data.
3. $\mathrm{V}_{\text {PFD }}$ (Min) to $\mathrm{V}_{\text {SO }}$ fall times of less than $\mathrm{t}_{\text {FB }}$ may cause corruption of RAM data.
4. INT may go high anytime after $\mathrm{V}_{\text {CC }}$ exceeds $\mathrm{V}_{\text {PFD }}$ ( min ) and is guaranteed to go high tPFH after $V_{C C}$ exceeds $V_{\text {PFD }}$ (max).

## CAUTION

Negative Undershoots Below - 0.3 volts are not allowed on any pin while in Battery Back-up mode.

FIGURE 7. POWER DOWN/POWER-UP TIMING


## Power Fail and Data Retention

With $V_{c c}$ applied, the MK48Z08/18/09/19 operates as a static RAM. The Power-Fail Detect Circuit of the MK48Z08/18/09/19 constantly monitors $\mathrm{V}_{\mathrm{Cc}}$. Because the reference voltage applied to the detector/comparator is stabilized over temperature, the Power-Fail Detect trip point remains within the $\mathrm{V}_{\text {PFD }}$ min/max window under all rated conditions. Once deselection has occurred, all inputs and outputs are "Don't Cares" and may have anywhere from -0.3 to 5.5 volts applied to them with absolutely no effect upon the RAM.

As $\mathrm{V}_{\mathrm{CC}}$ falls below approximately $\mathrm{V}_{\text {so }}$ volts, the power switching circuit connects the lithium battery to supply power to the RAM.

The power switching circuit connects external $\mathrm{V}_{\mathrm{CC}}$
to the RAM and disconnects the battery when $V_{c C}$ rises above approximately $\mathrm{V}_{\text {so }}$ volts. Normal RAM operation can resume $t_{\text {REC }}$ after $V_{C C}$ reaches $V_{\text {PED }}$ (max). Caution should be taken to keep $E_{1}$, or W in the high state or $\mathrm{E}_{2}$ low as $\mathrm{V}_{\mathrm{CC}}$ rises past $\mathrm{V}_{\text {PFD }}$ (min). Some systems may perform inadvertant write cycles after $\mathrm{V}_{\mathrm{CC}}$ rises but before normal system operation begins.

## INTERRUPT FUNCTION

The MK48Z09/19 provides a power-fail interrupt output labeled INT. The INT pin eliminates the need for external power sensing components in applications where an orderly shutdown of the system is necessary. The INT pin is open drain for "wire or" applications and provides the user with $10 \mu \mathrm{~S}$ to 40 $\mu \mathrm{s}$ advanced warning of an impending power-fail write protect.

## DATA RETENTION TIME

## About Figure 8

Figure 8 illustrates how expected MK48ZO8/18/09/19 battery life is influenced by temperature. The life of the battery is controlled by temperature and is virtually independent of the percentage of time the MK48Z08/18/09/19 spends in battery back-up mode.

Battery life predictions presented in Figure 8 are extrapolated from temperature accelerated life-test data collected in over 100 million device hours of continuing bare cell and encapsulated cell battery testing by SGS-THOMSON. Obviously, temperature accelerated testing cannot identify non-temperature dependent failure mechanisms. However, in view of the fact that no random cell failures have been recorded in any of SGS-THOMSON's ongoing battery testing since it began in 1982, we believe the likelihood of such failure mechanisms surfacing is extremely poor. For the purpose of this testing, a cell failure is defined as the inability of a cell stabilized at $25^{\circ} \mathrm{C}$ to produce a 2.4 volt closed-circuit voltage across a 250 K ohm load resistance.

A Special Note: The summary presented in Figure 8 represents a conservative analysis of the data presently available. While SGSTHOMSON is most likely in possession of the largest collection of battery life data of this kind in the world, the results presented should not be considered absolute or final; they can be expected to change as yet more data becomes available. We believe that future read-points of life tests presently under way and improvements in the battery technology itself will result in a continuing improvement of these figures.

Two end of life curves are presented in Figure 8. They are labeled "Average ( $\mathrm{t}_{50 \%}$ )" and " $\left(\mathrm{t}_{1 \%}\right)$ )". These terms relate to the probability that a given number of failures will have accumulated by a particular point in time. If, for example, expected life at $70^{\circ} \mathrm{C}$ is at issue, Figure 8 indicates that a particular MK48Z08/18/09/19 has a $1 \%$ chance of having a battery failure 11 years into its life and a 50\% chance of failure at the 19 year mark. Conversely, given a sample of devices, $1 \%$ of them can be expected to experience battery failure within 11 years; $50 \%$ of them can be expected to fail within 19 years.
The $\mathrm{t}_{1 \%}$ figure represents the practical onset of wear-out, and is therefore suitable for use in what would normally be though of as a worst-case analysis. The $\mathrm{t}_{50 \%}$ figure represents "normal" or "average" life. It is, therefore, accurate to say that the average device will last " $\mathrm{t}_{50 \%}$ ".
Battery life is defined as beginning on the date of manufacture. Each MK48Z08/18/09/19 is marked with a four digit manufacturing date code in the form YYWW (Example: 8502 = 1985, week 2).

## Calculating Predicted Battery Life

As Figure 8 indicates, the predicted life of the battery in the MK48Z08/18/09/19 is a function of temperature. The back-up current required by the memory matrix in the MK48Z08/18/09/19 is so low that it has negligible influence on battery life.
Because predicted battery life is dependent upon application controlled variables, only the user can estimate predicted battery life in a given design. As long as ambient temperature is held reasonably constant, expected life can be read directly from Figure 8. If the MK48Z08/18/09/19 spends an appreciable amount of time at a variety of temperatures, the following equations should be used to estimate battery life.

$$
\text { Predicted Battery Life }=\frac{1}{\left.\left.\left[\left(T \mathrm{TA}_{1} / \mathrm{TT}\right) / \mathrm{BL}_{1}\right)\right]+\left[\left(\mathrm{TA}_{2} / \mathrm{TT}\right) / \mathrm{BL}_{2}\right]+\ldots+\left[\left(\mathrm{T} \mathrm{~A}_{n} / \mathrm{TT}\right) / \mathrm{BL}_{n}\right)\right]}
$$

Where $T A_{1}, T A_{2}, T A_{n}=$ Time at Ambient Temperature 1, 2 , etc.

$$
\mathrm{TT}=\text { Total Time }=T A_{1}+T A_{2}+\ldots+T A_{n}
$$

$B L_{1}, B L_{2}, B L_{n}=$ Predicted Battery Lifetime at Temp 1, Temp 2, etc. (see Figure 8).

## EXAMPLE PREDICTED BATTERY LIFE CALCULATION

A cash register/terminal operates in an environment where the MK48Z08/18/09/19 is exposed to temperatures of $30^{\circ} \mathrm{C}\left(86^{\circ} \mathrm{F}\right)$ or less for $3066 \mathrm{hrs} / \mathrm{yr}$; temReading predicted $\mathrm{t} 1 \%$ life values from Figure 8; $B L_{1}=300$ yrs., $B L_{2}=175$ yrs., $B L_{3}=11.4$ yrs.
Total Time (TT) $=8760 \mathrm{hrs} . / \mathrm{yr} . \quad \mathrm{TA}_{1}=3066 \mathrm{hrs} . / \mathrm{yr} . \quad \mathrm{TA}_{2}=5256 \mathrm{hrs} . / \mathrm{yr} . \quad \mathrm{TA}_{3}=438 \mathrm{hrs} . / \mathrm{yr}$.
Predicted Battery Life $\geq$

$$
\begin{aligned}
& \geq \frac{1}{[(3066 / 8760) / 300]+[(5256 / 8760) / 175]+[(438 / 8760) / 11.4]} \\
& \geq 111.3 \text { yrs. }
\end{aligned}
$$

peratures greater than $25^{\circ} \mathrm{C}$, but less than $40^{\circ} \mathrm{C}$ ( $104^{\circ} \mathrm{F}$ ), for $5256 \mathrm{hrs} / \mathrm{yr}$; and temperatures greater than $40^{\circ} \mathrm{C}$, but less than $70^{\circ} \mathrm{C}\left(158^{\circ} \mathrm{F}\right)$, for the remaining $438 \mathrm{hrs} / \mathrm{yr}$.

FIGURE 8. MK48Z08/18/09/19 PREDICTED BATTERY LIFE VS TEMPERATURE


## ABSOLUTE MAXIMUM RATINGS*

Total Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.0 watt
Output Current Per Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 mA
Voltage On Any Pin Relative To GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.3 V to +7.0 V
Ambient Operating ( $\mathrm{V}_{\mathrm{CC}} \mathrm{On}$ ) Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Ambient Storage ( $\mathrm{V}_{\mathrm{CC}} \mathrm{Off}$ ) Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
"Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.
CAUTION: Under no conditions can the "Absolute Maximum Rating" for the voltage on any pin be exceeded since it will cause permanent damage. Specifically, do not perform the "standard" continuity test on any input or output pin, i.e do not force these pins below - 0.3 V DC.

RECOMMENDED DC OPERATING CONDITIONS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage (MK48Z08/09) | 4.75 | 5.50 | V | 1 |
| $\mathrm{~V}_{\mathrm{CC}}$ | Supply Voltage (MK48Z18/19) | 4.50 | 5.50 | V | 1 |
| GND | Supply Voltage | 0 | 0 | V | 1 |
| $\mathrm{~V}_{\mathrm{IH}}$ | Logic "1" Voltage All Inputs | 2.2 | $\mathrm{~V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ | V | 1 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic "0" Voltage All Inputs | -0.3 | 0.8 | V | 1,2 |

## DC ELECTRICAL CHARACTERISTICS

$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}(\min ) \leq \mathrm{V}_{\mathrm{CC}} \leq \mathrm{V}_{\mathrm{CC}}(\right.$ max $\left.)\right)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $I_{\mathrm{CC} 1}$ | Average $\mathrm{V}_{\mathrm{CC}}$ Power Supply Current |  | 50 | mA | 3 |
| $\mathrm{I}_{\mathrm{CC} 2}$ | TTL Standby Current $\left(\overline{E_{1}}=\mathrm{V}_{\mathrm{IH}}\right.$ or $\left.\mathrm{E}_{2}=\mathrm{V}_{\mathrm{IL}}\right)$ |  | 3 | mA |  |
| $\mathrm{I}_{\mathrm{CC} 3}$ | CMOS Standby Current $\left(\overline{\mathrm{E}_{1}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}\right)$ |  | 1 | mA |  |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Current (Any Input) | -1 | +1 | $\mu \mathrm{~A}$ | 4 |
| $\mathrm{I}_{\mathrm{LO}}$ | Output Leakage Current | -5 | +5 | $\mu \mathrm{~A}$ | 4 |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output Logic "1" Voltage ( $\left.\mathrm{I}_{\mathrm{OUT}}=-1.0 \mathrm{~mA}\right)$ | 2.4 |  | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Logic "0" Voltage $\left(\mathrm{I}_{\mathrm{OUT}}=2.1 \mathrm{~mA}\right)$ |  | 0.4 | V |  |
| $\mathrm{~V}_{\overline{\mathrm{INT}}}$ | $\overline{\mathrm{INT}}$ Logic "0" Voltage $\left(\mathrm{I}_{\mathrm{OUT}}=0.5 \mathrm{~mA}\right)$ |  | 0.4 | V |  |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| SYM | PARAMETER | CONDITIONS | MAX | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ | 10 | pF |

## NOTES

1. All voltages referenced to GND.
2. Negative spikes of -1.0 volts allowed for up to 10 ns once per cycle.
3. ICC1 measured with outputs open.
4. Measured with GND $\leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ and outputs deselected.

## AC TEST CONDITIONS

Input Levels:
Transition Times:
Input and Output Timing
Reference Levels
Ambient Temperature
$V_{C C}$ MK48Z08/09
$V_{C C}$ MK48Z18/19

FIGURE 9. OUTPUT LOAD DIAGRAM

$$
\begin{aligned}
& 0.6 \mathrm{~V} \text { to } 2.4 \mathrm{~V} \\
& 5 \mathrm{~ns} \\
& 0.8 \mathrm{~V} \text { or } 2.2 \mathrm{~V} \\
& 0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\
& 4.75 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\
& 4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}
\end{aligned}
$$



## ORDERING INFORMATION

| MK48Z | $X$ | X | B | $-X X$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DEVICE FAMILY | $\overline{V_{C C} \text { RANGE }}$ | SPECIAL FUNCTIONS | PACKAGE | $\overline{\text { SPEED }}$ |  |  |
|  |  |  |  |  | $\begin{aligned} & -15 \\ & -20 \\ & -25 \end{aligned}$ | 150 NS ACCESS TIME 200 NS ACCESS TIME 250 NS ACCESS TIME |
|  |  |  |  |  | B | PLASTIC WITH BATTERY TOP HAT |
|  |  |  |  |  | $\begin{aligned} & 8 \\ & 9 \end{aligned}$ | SINGLE CHIP SELECT TWO CHIP SELECTS AND INTERRUPT OUT |
|  |  |  |  |  | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & V_{c c}=+10 \% /-5 \% \\ & V_{c c}=+10 \% /-10 \% \end{aligned}$ |

MK Commerical Temp Range $0^{\circ} \mathrm{C}+70^{\circ} \mathrm{C}$

## PACKAGE DESCRIPTION

## B PACKAGE 28 PIN



NOTES:

1. Lead finish is to be specified on the detail specifications.
2. Overall length includes .010 in. flash on either end of the package.
3. Package standoff to be measured per JEDEC requirements.
4. Measured from centerline to centerline at lead tips.
5. When the solder lead finish is specified, the maximum limit shall be increased by .003 in.

MKI48Z02/12(B) -15/20/25

## $2 \mathrm{~K} \times 8$ ZEROPOWER ${ }^{\text {™ }}$ RAM

- INDUSTRIAL TEMPERATURE RANGE $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- PREDICTED WORST CASE BATTERY LIFE OF 6 YEARS @ $85^{\circ} \mathrm{C}$
- DATA RETENTION IN THE ABSENCE OF POWER
- DATA SECURITY PROVIDED BY AUTOMATIC WRITE PROTECTION DURING POWER FAILURE
- +5 VOLT ONLY READNWRITE
- CONVENTIONAL SRAM WRITE CYCLES
- LOW POWER-440 mW ACTIVE; 5.5 mW STANDBY
- 24-PIN DUAL IN LINE PACKAGE, JEDEC 24 PIN MEMORY PINOUT
- READ-CYCLE TIME EQUALS WRITE-CYCLE TIME
- ON BOARD LOW-BATTERY WARNING CIRCUITRY
- TWO POWER-FAIL DESELECT TRIP POINTS AVAILABLE
MKI48ZO2 $4.75 \mathrm{~V} \geq \mathrm{V}_{\text {PFD }} \geq 4.50 \mathrm{~V}$
MKI48Z12 $4.50 \mathrm{~V} \geq \mathrm{V}_{\text {PFD }} \geq 4.20 \mathrm{~V}$

| Part Number | Access Time | R/W <br> Cycle Time |
| :--- | :---: | :---: |
| MKI48ZX2-15 | 150 ns | 150 ns |
| MKI48ZX2-20 | 200 ns | 200 ns |
| MKI48ZX2-25 | 250 ns | 250 ns |

TRUTH TABLE (MKI48Z02/12)

| $V_{\text {cc }}$ | E | $\overline{\mathbf{G}}$ | W | MODE | DQ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & <\mathrm{V}_{\mathrm{cc}}(\text { Max }) \\ & >\mathrm{V}_{\mathrm{CC}}(\text { Min }) \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | X | Deselect | $\begin{array}{\|l\|} \hline \text { High-Z } \\ \mathrm{D}_{\text {IN }} \\ \mathrm{D}_{\text {out }} \\ \text { High-Z } \end{array}$ |
|  | $V_{\text {IL }}$ | X | $\mathrm{V}_{\mathrm{IL}}$ | Write |  |
|  | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $V_{\text {IH }}$ | Read |  |
|  | $V_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | Read |  |
| $\begin{aligned} & <V_{\text {PFD }} \text { (Min) } \\ & >V_{\text {SO }} \end{aligned}$ | X | X | X | Power-Fail Deselect | High-Z |
| $\leq \mathrm{V}_{\text {so }}$ | X | X | X | Battery Back-up | High-Z |



FIGURE 1. PIN CONNECTIONS


PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{10}$ | Address Inputs | $\mathrm{V}_{\mathrm{CC}}$ System Power (+5 V) |
| :--- | :--- | :--- |
| $\overline{\mathrm{E}}$ | Chip Enable | $\overline{\mathrm{W}}$ Write Enable |
| GND | Ground | $\overline{\mathrm{G}}$ Output Enable |
| $\mathrm{DQ}_{0}-\mathrm{DQ}_{7}$ Data In/Data Out |  |  |

## DESCRIPTION

The MKI48Z02/12 is a 16,384 -bit, Non-Volatile Static RAM, organized $2 \mathrm{~K} \times 8$ using CMOS and an integral Lithium energy source. The ZEROPOWER ${ }^{\text {m" }}$ RAM has the characteristics of a CMOS static RAM, with the important added benefit of data being retained in the absence of power. Data retention current is so small that a miniature Lithium cell contained within the package provides an energy source to preserve data. Low current drain has been attained by the use of a full CMOS memory cell, novel analog support circuitry, and carefully controlled junction leakage by an all implanted CMOS
process. Safeguards against inadvertent data loss have been incorporated to maintain data integrity in the uncertain operating environment associated with power-up and power-down transients. The ZEROPOWER RAM can replace existing $2 \mathrm{~K} \times 8$ static RAM, directly conforming to the popular Byte Wide 24-pin .DIP package (JEDEC). MKI48Z02/12 also matches the pinning of 2716 EPROM and 2 K $x 8$ EEPROM. Like other static RAMs, there is no limit to the number of write cycles that can be performed. Since the access time, read cycle, and write cycle are less than 250 ns and require only +5 volts, no additional support circuitry is needed for interface to a microprocessor.

FIGURE 2. BLOCK DIAGRAM


## OPERATION

## Read Mode

The MKI48Z02/12 is in the Read Mode whenever $\bar{W}$ (Write Enable) is high and $\bar{E}$ (Chip Enable) is low, providing a ripple-through access of data from eight of 16,384 locations in the static storage array. Thus, the unique address specified by the 11 Address Inputs ( $A_{n}$ ) defines which one of 2,048 bytes of data is to be accessed.

Valid data will be available to the eight data Output Drivers within $t_{A A}$ after the last address input signal is stable, providing that the $\bar{E}$ and $\bar{G}$ access times are satisfied. If $\bar{E}$ or $\bar{G}$ access times are not met, data access will be measured from the limiting parameter ( $\mathrm{t}_{\text {CEA }}$ or $\mathrm{t}_{\text {OEA }}$ ), rather than the address. The state of the eight Data I/O signals is controlled by the $\bar{E}$ and $\bar{G}$ control signals. The data lines may be in an indeterminate state between $\mathrm{t}_{\mathrm{OH}}$ and $t_{A A}$, but the data lines will always have valid data at $\mathrm{t}_{\mathrm{AA}}$.

FIGURE 3. READ-READ-WRITE TIMING


AC ELECTRICAL CHARACTERISTICS (READ CYCLE TIMING)
$\left(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}(\mathrm{Max}) \geq \mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{CC}}\right.$ (Min))

| SYM | PARAMETER | MK1482X2.15 |  | MK1482X2-20 |  | MK1482X2-25 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | Max | MIN | max | MIN | MAX |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 150 |  | 200 |  | 250 |  | ns |  |
| $t_{\text {AA }}$ | Address Access Time |  | 150 |  | 200 |  | 250 | ns | 1 |
| $t_{\text {CEA }}$ | Chip Enable Access Time |  | 150 |  | 200 |  | 250 | ns | 1 |
| $\mathrm{t}_{\text {OEA }}$ | Output Enable Access Time |  | 75 |  | 80 |  | 90 | ns | 1 |
| ${ }^{\text {t }}$ CEZ | Chip Enable Hi to High-Z |  | 35 |  | 40 |  | 50 | ns |  |
| $\mathrm{t}_{\text {OEZ }}$ | Output Enable Hi to High-Z |  | 35 |  | 40 |  | 50 | ns |  |
| ${ }^{\text {toH }}$ | Valid Data Out Hold Time | 15 |  | 15 |  | 15 |  | ns | 1 |

NOTE

1. Measured using the Output Load Diagram shown in Figure 8.

## WRITE MODE

The MKI48Z02/12 is in Write Mode whenever the $\bar{W}$ and $E$ inputs are held low. The start of a Write is referenced to the latter occurring falling edge of either Wor $\bar{E}$. A Write is terminated by the earlier rising edge of $\bar{W}$ or $\bar{E}$. The addresses must be held valid throughout the cycle. W or E must return high for a minimum of $t_{\text {WR }}$ prior to the initiation of another Read or Write Cycle. Data-in must be valid for $t_{D S}$ prior to the End of Write and remain valid for $\mathrm{t}_{\mathrm{DH}}$ afterward.

Some processors thrash producing spurious Write Cycles during power-up, despite application of a power-on reset. Users should force W or $\bar{E}$ high during power-up to protect memory after $\mathrm{V}_{\mathrm{cc}}$ reaches $\mathrm{V}_{\mathrm{CC}}(\mathrm{min})$ but before the processor stablizes.

The MKI48Z02/12 $\overline{\mathrm{G}}$ input is a DON'T CARE in the write mode. $\bar{G}$ can be tied low and two-wire RAM control can be implemented. A low on $\bar{W}$ will disable the outputs $t_{\text {WEZ }}$ after $\bar{W}$ falls. Take care to avoid bus contention when operating with two-wire control.

FIGURE 4. WRITE-WRITE-READ TIMING


AC ELECTRICAL CHARACTERISTICS (WRITE CYCLE TIMING)
$\left(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}\right.$ (Max) $\geq \mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{CC}}$ (Min))

| SYM | PARAMETER | MK148ZX2-15 |  | MK1482X2.20 |  | MK148ZX2-25 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | Max | MIN | Max | MIN | Max |  |  |
| $\mathrm{t}_{\text {WC }}$ | Write Cycle Time | 150 |  | 200 |  | 250 |  | ns |  |
| $t_{\text {AS }}$ | Address Setup Time | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {AW }}$ | Address Valid to End of Write | 120 |  | 140 |  | 180 |  | ns |  |
| $\mathrm{t}_{\text {CEW }}$ | Chip Enable to End of Write | 90 |  | 120 |  | 160 |  | ns |  |
| $t_{\text {WEW }}$ | Write Enable to End of Write | 90 |  | 120 |  | 160 |  | ns |  |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery Time | 10 |  | 10 |  | 10 |  | ns |  |
| $t_{\text {dS }}$ | Data Setup Time | 40 |  | 60 |  | 100 |  | ns |  |
| $t_{\text {DH }}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {WEZ }}$ | Write Enable Low to High-Z |  | 50 |  | 60 |  | 80 | ns |  |

## DATA RETENTION MODE

With $\mathrm{V}_{\mathrm{CC}}$ applied, the MKI48Z02/12 operates as a conventional BYTEWIDE static ram. However, $\mathrm{V}_{\mathrm{CC}}$ is being constantly monitored. Should the supply voltage decay, the RAM will automatically powerfail deselect, write protecting itself when $\mathrm{V}_{\mathrm{CC}}$ falls within the $V_{\text {PFD }}(\max )$, $\mathrm{V}_{\text {PFD }}(\mathrm{min})$ window. The MKI48Z02 has a $\mathrm{V}_{\text {PFD }}$ (max) to $\mathrm{V}_{\text {PFD }}$ (min) window of 4.75 volts to 4.5 volts, providing very high data security, particularly when all of the other system components are specified to 5.0 volts plus and minus $10 \%$. The MKI48Z12 has a VPFD (max) to $\mathrm{V}_{\text {PFD }}$ ( min ) window of 4.5 volts to 4.2 volts, allowing users constrained to a $10 \%$ power supply specification to use the device.

Note: A mid-write cycle power failure may corrupt data at the current address location, but does not jeopardize the rest of the RAM's content. At voltages below $\mathrm{V}_{\text {PFD }}(\mathrm{min})$, the user can be assured the memory will be in a write protected state, provided the $\mathrm{V}_{\mathrm{CC}}$ fall time does not exceed $\mathrm{t}_{\mathrm{F}}$. The MKI48Z02/12 may respond to transient noise spikes that reach into the deselect window if they should occur during the time the device is sampling $\mathrm{V}_{\mathrm{Cc}}$. Therefore decoupling of power supply lines is recommended.

The power switching circuit connects external $\mathrm{V}_{\mathrm{CC}}$ to the RAM and disconnects the battery when $\mathrm{V}_{\mathrm{CC}}$ rises above $\mathrm{V}_{\text {so }}$. As $\mathrm{V}_{\mathrm{cc}}$ rises the battery voltage is checked. If the voltage is too low, an internal Battery Not OK (BOK) flag will be set. The BOK flag can be checked after power up. If the BOK flag is set, the first write attempted will be blocked. The flag is automatically cleared after first write, and normal RAM operation resumes. Figure 5 illustrates how a BOK check routine could be structured.

Normal RAM operation can resume $t_{\text {REC }}$ after $\mathrm{V}_{\mathrm{CC}}$ exceeds $\mathrm{V}_{\text {PFD }}$ (Max). Caution should be taken to keep $\bar{E}$ or $W$ high as $V_{C C}$ rises past $V_{\text {PFD }}$ (Min) as some systems may perform inadvertent write cycles after $\mathrm{V}_{\mathrm{CC}}$ rises but before normal system operation begins.

FIGURE 5. CHECKING THE BOK FLAG STATUS


FIGURE 6. POWER-DOWN/POWER-UP TIMING


DC ELECTRICAL CHARACTERISTICS (POWER-DOWN/POWER-UP TRIP POINT VOLTAGES) $\left(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| V $_{\text {PFD }}$ | Power-fail Deselect Voltage (MKI48ZO2) | 4.50 | 4.6 | 4.75 | V | 1 |
| V $_{\text {PFD }}$ | Power-fail Deselect Voltage (MKI48Z12) | 4.20 | 4.3 | 4.50 | V | 1 |
| $\mathrm{~V}_{\text {SO }}$ | Battery Back-up Switchover Voltage |  | 3 |  | V | 1 |

AC ELECTRICAL CHARACTERISTICS (POWER-DOWN/POWER-UP TIMING)
$\left(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{E}}$ or $\overline{\mathrm{W}}$ at $\mathrm{V}_{1 H}$ before Power Down | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{F}}$ | $\mathrm{V}_{\text {PFD }}$ (Max) to $\mathrm{V}_{\text {PFD }}\left(\right.$ Min) $\mathrm{V}_{\text {CC }}$ Fall Time | 300 |  | $\mu \mathrm{S}$ | 2 |
| $t_{\text {FB }}$ | $\mathrm{V}_{\text {PFD }}$ (Min) to $\mathrm{V}_{\text {SO }} \mathrm{V}_{\text {CC }}$ Fall Time | 10 |  | $\mu \mathrm{S}$ | 3 |
| $t_{\text {RB }}$ | $\mathrm{V}_{\text {SO }}$ to $\mathrm{V}_{\text {PFD }}$ (Min) $\mathrm{V}_{\text {CC }}$ Rise Time | 1 |  | $\mu \mathrm{S}$ |  |
| $\mathrm{t}_{\mathrm{R}}$ | $\mathrm{V}_{\text {PFD }}$ (Min) to $\mathrm{V}_{\text {PFD }}$ (Max) $\mathrm{V}_{\text {CC }}$ Rise Time | 0 |  | $\mu \mathrm{S}$ |  |
| $t_{\text {REC }}$ | $\overline{\mathrm{E}}$ or $\bar{W}$ at $\mathrm{V}_{\mathrm{IH}}$ after Power Up | 2 |  | ms |  |

## NOTES:

1. All voltages referenced to GND.
2. $\mathrm{V}_{\text {PFD }}$ (Max) to $\mathrm{V}_{\text {PFD }}$ (Min) fall times of less $\mathrm{t}_{\mathrm{F}}$ may result in deselection/write protection not occurring until $50 \mu \mathrm{~s}$ after $\mathrm{V}_{\mathrm{CC}}$ passes $\mathrm{V}_{\text {PFD }}$ (Min). VPFD (Max) to (Min) fall times of less than $10 \mu \mathrm{~s}$ may cause corruption of RAM data.
3. $\mathrm{V}_{\text {PFD }}$ (Min) to $\mathrm{V}_{\text {SO }}$ fall times of less than $\mathrm{t}_{\text {FB }}$ may cause corruption of RAM data.

## CAUTION

Negative undershoots below - 0.3 volts are not allowed on any pin while in Battery Back-up mode.

## DATA RETENTION TIME

## About Figure 7

Figure 7 illustrates how expected MKI48Z02/12 battery life is influenced by temperature. The life of the battery is controlled by temperature and is virtually independent of the percentage of time the MKI48Z02/12 spends in battery back-up mode.

Battery life predictions presented in Figure 7 are extrapolated from temperature accelerated life-test data collected in over 100 million device hours of continuing bare cell and encapsulated cell battery testing by SGS-THOMSON. Obviously, temperature accelerated testing cannot identify non-temperature dependent failure mechanisms. However, in view of the fact that no random cell failures have been recorded in any of SGS-THOMSON's ongoing battery testing since it began in 1982, we believe the likelihood of such failure mechanisms surfacing is extremely poor. For the purpose of this testing, a cell failure is defined as the inability of a cell stabilized at $25^{\circ} \mathrm{C}$ to produce a 2.0 volt closed-circuit voltage across a 250 K ohm load resistance.

A Special Note: The summary presented in Figure 7 represents a conservative analysis of the data presently available. While SGSTHOMSON is most likely in possession of the largest collection of battery life data of this kind in the world, the results presented should not be considered absolute or final; they can be expected to change as yet more data becomes available. We believe that future read-points of life tests presently under way and improvements in the battery technology itself will result in a continuing improvement of these figures.

Two end of life curves are presented in Figure 7. They are labeled "Average ( $\mathrm{t}_{50 \%}$ )" and " $\mathrm{t}_{1 \%}$ )". These terms relate to the probability that a given number of failures will have accumulated by a particular point in time. If, for example, expected life at $80^{\circ} \mathrm{C}$ is at issue, Figure 7 indicates that a particular MKI48Z02/12 has a $1 \%$ chance of having a battery failure 10 years into its life and a 50\% chance of failure at the 17 year mark. Conversely, given a sample of devices, $1 \%$ of them can be expected to experience battery failure within 10 years; $50 \%$ of them can be expected to fail within 17 years.

The $\mathrm{t}_{1 \%}$ figure represents the practical onset of wear-out, and is therefore suitable for use in what would normally be though of as a worst-case analysis. The $\mathrm{t}_{50 \%}$ figure represents "normal" or "average" life. It is, therefore, accurate to say that the average device will last " $\mathrm{t}_{50 \%}$ ".
Battery life is defined as beginning on the date of manufacture. Each MKI48Z02/12 is marked with a four digit manufacturing date code in the form YYWW (Example: 8502 = 1985, week 2).

## Calculating Predicted Battery Life

As Figure 7 indicates, the predicted life of the battery in the MKI48ZO2/12 is a function of temperature. The back-up current required by the memory matrix in the MKI48Z02/12 is so low that it has negligible influence on battery life.
Because predicted battery life is dependent upon application controlled variables, only the user can estimate predicted battery life in a given design. As long as ambient temperature is held reasonably constant, expected life can be read directly from Figure 7. If the MKI48ZO2/12 spends an appreciable amount of time at a variety of temperatures, the following equations should be used to estimate battery life.

$$
\text { Predicted Battery Life }=\frac{1}{\left.\left.\left[\left(\mathrm{TA}_{1} / \mathrm{TT}\right) / \mathrm{BL}_{1}\right)\right]+\left[\left(\mathrm{TA}_{2} / \mathrm{TT}\right) / \mathrm{BL}_{2}\right]+\ldots+\left[\left(\mathrm{TA}_{n} / T \mathrm{~T}\right) / \mathrm{BL}_{n}\right)\right]}
$$

Where $T A_{1}, T A_{2}, T A_{n}=$ Time at Ambient Temperature 1, 2, etc.

$$
T T=\text { Total Time }=T A_{1}+T A_{2}+\ldots+T A_{n}
$$

$B L_{1}, \mathrm{BL}_{2}, B L_{n}=$ Predicted Battery Lifetime at Temp 1, Temp 2, etc. (see Figure 7).

EXAMPLE PREDICTED BATTERY LIFE CALCULATION
A process control computer operates in an environment where the MKI48Z02/12 is exposed to tem-
peratures of $50^{\circ} \mathrm{C}$ or less for $3066 \mathrm{hrs} / \mathrm{yr}$; temperatures greater than $25^{\circ} \mathrm{C}$, but less than $60^{\circ} \mathrm{C}$, for 5256 hrs/yr; and temperatures greater than $40^{\circ} \mathrm{C}$, but less than $85^{\circ} \mathrm{C}$, for the remaining $438 \mathrm{hrs} / \mathrm{yr}$.

Reading predicted typical life values from Figure 7; $\mathrm{BL}_{1}=275$ yrs., $\mathrm{BL}_{2}=95$ yrs., $\mathrm{BL}_{3}=32$ yrs.
Total Time (TT) $=8760 \mathrm{hrs} . / \mathrm{yr} . \quad \mathrm{TA}_{1}=3066 \mathrm{hrs} . / \mathrm{yr} . \quad \mathrm{TA}_{2}=5256 \mathrm{hrs} . / \mathrm{yr} . \quad \mathrm{TA}_{3}=438 \mathrm{hrs} . / \mathrm{yr}$.
Predicted Typical Battery Life $\geq$
$[(3066 / 8760) / 275]+[(5256 / 8760) / 95]+[(438 / 8760) / 32]$
$\geq 109.2$ yrs.

FIGURE 7. MKI48Z02/12 PREDICTED BATTERY STORAGE LIFE VS TEMPERATURE


## ABSOLUTE MAXIMUM RATINGS*

Voltage On Any Pin Relative To GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.3 V to +7.0 V
Ambient Operating ( $\mathrm{V}_{\mathrm{CC}} \mathrm{On}$ ) Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Ambient Storage ( $\mathrm{V}_{\mathrm{CC}} \mathrm{Off}_{\mathrm{ff}}$ ) Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Total Device Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Watt
Output Current Per Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
"Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

CAUTION: Under no conditions can the "Absolute Maximum Rating" for the voltage on any pin be exceeded since it will cause permanent damage. Specifically, do not perform the "standard" continuity test on any input or output pin, i.e do not force these pins below -0.3 V DC.

RECOMMENDED DC OPERATING CONDITIONS $\left(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage (MKI48Z02) | 4.75 | 5.50 | V | 1 |
| $\mathrm{~V}_{\mathrm{CC}}$ | Supply Voltage (MKI48Z12) | 4.50 | 5.5 | V | 1 |
| GND | Supply Voltage | 0 | 0 | V | 1 |
| $\mathrm{~V}_{\mathrm{IH}}$ | Logic "1" Voltage All Inputs | 2.2 | $\mathrm{~V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ | V | 1 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic "0" Voltage All Inputs | -0.3 | 0.8 | V | 1,2 |

DC ELECTRICAL CHARACTERISTICS
$\left(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}(\max ) \geq \mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{CC}}(\mathrm{min})\right)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Average $\mathrm{V}_{\mathrm{CC}}$ Power Supply Current |  | 80 | mA | 3 |
| $\mathrm{I}_{\mathrm{CC}}$ | TTL Standby Current $\left(\overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IH}}\right)$ |  | 3 | mA |  |
| $\mathrm{I}_{\mathrm{CC}}$ | CMOS Standby Current $\left(\overline{\mathrm{E}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}\right)$ |  | 1 | mA |  |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Current (Any Input) | -1 | +1 | $\mu \mathrm{~A}$ | 4 |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Leakage Current | -5 | +5 | $\mu \mathrm{~A}$ | 4 |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output Logic "1" Voltage $\left(\mathrm{I}_{\mathrm{OUT}}=-1.0 \mathrm{~mA}\right)$ | 2.4 |  | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Logic "0" Voltage $\left(\mathrm{l}_{\mathrm{OUT}}=2.1 \mathrm{~mA}\right)$ |  | 0.4 | V |  |

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| SYM | PARAMETER | MAX | NOTES |
| :--- | :--- | :---: | :---: |
| $C_{I}$ | Capacitance on all pins (except D/Q) | 7 pF | 5 |
| $\mathrm{C}_{\mathrm{D} / \mathrm{Q}}$ | Capacitance on D/Q pins | 10 pF | 4,5 |

## NOTES

1. All voltages referenced to GND.
2. Negative spikes of $\mathbf{- 1 . 0}$ volts allowed for up to 10 ns once per cycle.
3. ICC1 measured with outputs open.
4. Measured with GND $\leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ and outputs deselected.
5. Effective capacitance calculated from the equation $C=\frac{\mid \Delta t}{\Delta V}$ with $\Delta V=3$ volts and power supply at nominal level.

## AC TEST CONDITIONS

Input Levels:
Transition Times:
Input and Output Timing Reference Levels Ambient Temperature
$\mathrm{V}_{\mathrm{CC}}$ (MKI48Z02)
$\mathrm{V}_{\mathrm{CC}}$ (MKI48Z12)

FIGURE 8. OUTPUT LOAD DIAGRAM


## ORDERING INFORMATION



PACKAGE DESCRIPTION

## B PACKAGE 24 PIN



NOTES:

1. Overall length includes .010 in . flash on either end of the package.
2. Package standoff to be measured per JEDEC requirements.
3. Measured from centerline to centerline at lead tips.
4. When the solder lead finish is specified, the maximum limit shall be in-
creased by .003 in.

4

ADVANCED DATA

- INTEGRATED ULTRA LOW POWER SRAM, REAL TIME CLOCK, CRISTAL, POWER-FAIL CONTROL CIRCUIT AND BATTERY
- BYTEWIDETM RAM-LIKE CLOCK ACCESS
- BCD CODED YEAR, MONTH, DAY DATE, HOURS, MINUTES AND SECONDS
- SOFTWARE CONTROLLED CLOCK CALIBRATION FOR HIGH ACCURACY APPLICATIONS
- PREDICTED WORST CASE BATTERY STORAGE LIFE OF 11 YEARS @ $70^{\circ} \mathrm{C}$
- PIN AND FUNCTION COMPATIBLE WITH JEDEC STANDARD 8K X8 SRAMs
- AUTOMATIC POWER-FAIL CHIP DESELECT/WRITE PROTECTION

| Part Number | Access Time | R/W Cycle Time |
| :---: | :---: | :---: |
| MK48T08-10 | $100 \eta \mathrm{~s}$ | $100 \eta \mathrm{~s}$ |
| MK48T08-12 | $120 \eta \mathrm{~s}$ | $120 \eta \mathrm{~s}$ |
| MK48T08-15 | $150 \eta \mathrm{~s}$ | $150 \eta \mathrm{~s}$ |
| MK48T08-20 | $200 \eta \mathrm{~s}$ | $200 \eta \mathrm{~s}$ |

PIN NAMES

| A0-A12 | ADDRESS INPUTS |
| :--- | :--- |
| $\bar{E}$ | CHIP ENABLE |
| GND | Ground |
| NC | NO CONNECTION |
| $V_{C C}$ | +5 VOLTS |
| $\bar{W}$ | WRITE ENABLE |
| $G$ | OUTPUT ENABLE |
| DQ0-DQ7 | DATA IN/DATA OUT |




## TRUTH TABLE MK48T08

| $\mathrm{v}_{\mathrm{cc}}$ | $\bar{E}$ | $\overline{\mathbf{G}}$ | $\overline{\mathbf{w}}$ | MODE | DQ | POWER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & <\mathrm{V}_{\mathrm{CC}} \\ & (\max ) \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | x | Deselect | High-Z | Standby |
|  | VIL | X | $\mathrm{V}_{\mathrm{IL}}$ | Write | $\mathrm{D}_{\text {IN }}$ | Active |
| $\begin{gathered} V_{\mathrm{CC}} \\ (\mathrm{~min}) \end{gathered}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | Read | Dout | Active |
|  | VIL | $\mathrm{V}_{1}$ | $\mathrm{V}_{\mathrm{IH}}$ | Read | High-Z | Active |
| $\begin{aligned} & <\mathrm{V}_{\text {PFD }}(\mathrm{min}) \\ & >\mathrm{V}_{\mathrm{SO}} \end{aligned}$ | X | X | X | Deselect | High-Z | CMOS <br> Standby |
| $\leq \mathrm{V}_{\text {SO }}$ | X | X | x | Deselect | High-Z | Battery Backup |

## DESCRIPTION

The MK48T08 combines an $8 \mathrm{~K} \times 8$ full CMOS SRAM, a BYTEWIDE accessible real time clock, a crystal and a long life lithium carbon monofluoride battery, all in a single plastic DIP package. The MK48T08 is a non-volatile pin and function equivalent to any JEDEC standard $8 \mathrm{~K} \times 8$ SRAM.

It also easily fits into many EPROM and EEPROM sockets, providing the non-volatility of the PROMs without any requiremnt for special write timing, or limitations on the number of writes that can be performed.
Access to the clock is as simple as conventional BYTEWIDE RAM access because the RAM and the clock are combined on the same die. As figure 1 indicates, the TIMEKEEPER registers are located in the upper eight locations of the RAM. The registers contain, beginning at the top; year, month, date, day, hour, minutes, and seconds data in 24 hour BCD format. Corrections for 28, 29 (Leap Year), 30 and 31 day months are made automatically. The eighth location is a Control register. These registers are not the actual clock counters; they are BiPORT read/write Static RAM memory locations. The MK48T08 includes a clock control circuit that, once every second, dumps the counters into the BIPORT RAM.
Because the Clock Registers are constructed using BiPORT memory cells, access to the rest of the RAM proceeds unhindered by updates to the TIMEKEEPER registers, even if the TIMEKEEPER registers are being updated at the very moment another location in the memory array is accessed. The MK48T08 also has its own Power-fall Detect circuit. The circuit deselects the device when ever $\mathrm{V}_{\mathrm{CC}}$ is out of range, providing a high degree of data security in the midst of unpredictable system operations brought on by low $\mathrm{V}_{\mathrm{CC}}$.

FIGURE 1. BLOCK DIAGRAM


## READ MODE

The MK48T08 is the Read Mode whenever W (Write Enable) is high and E (Chip Enable) is low. The device architecture allows ripple-through access to any of the 8192 address locations in the static storage array. Valid data will be available at the Data I/O pins within $t_{A A}$ after the last address input signal is stable, providing that the $\overline{\mathrm{E}}$ and $\overline{\mathrm{G}}$ access times are satisfied.
If $\bar{E}$ or $\bar{G}$ access times are not yet met, valid data
will be available at the latter of Chip Enable Access Time (tcea) or at Output Enable Access Time (toea). The state of the eight three-state Data I/O signals is controlled by $\bar{E}$ and $\bar{G}$. If the Outputs are activated before $t_{A A}$, the data lines will be driven to an indeterminate state until $t_{A A}$. If the Address inputs are changed while $\bar{E}$ and $G$ remain low, output data will remain valid for Output Data Hold Time (tOH) but will go indeterminate until the next Address Access.

FIGURE 2. READ CYCLE TIMING


AC ELECTRICAL CHARACTERISTICS (READ CYCLE)
$\left(0^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}+10 \% /-5 \%\right)$

| ALT. <br> SYM. | STD. SYM. | PARAMETER | MK48T08-10 |  | MK48T08-12 |  | MK48T08-15 |  | MK48T08-20 |  | UNITS | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $t_{\text {RC }}$ | $\mathrm{t}_{\text {AVAV }}$ | Read Cycle Time | 100 |  | 120 |  | 150 |  | 200 |  | $\eta S$ |  |
| $t_{\text {AA }}$ | $t_{\text {AVQV }}$ | Address Access Time |  | 100 |  | 120 |  | 150 |  | 200 | $\eta S$ | 3 |
| tcea | telqv | Chip Enable Access Time |  | 100 |  | 120 |  | 150 |  | 200 | $\eta S$ | 3 |
| t CEE | $\mathrm{t}_{\text {EHQZ }}$ | Chip Enable Data Off Time |  | 50 |  | 60 |  | 75 |  | 100 | $\eta s$ |  |
| toea | $t_{\text {GLQV }}$ | Output Enable Access Time |  | 50 |  | 60 |  | 75 |  | 100 | $\eta$ S | 3 |
| toez | $\mathrm{t}_{\text {GHQZ }}$ | Output Enable Data Off Time |  | 40 |  | 50 |  | 60 |  | 80 | $\eta S$ |  |
| toel | $\mathrm{t}_{\text {GLQX }}$ | Output Enable to Q Low-Z | 5 |  | 5 |  | 5 |  | 5 |  | $\eta$ S |  |
| tcel | telox | Chip Enable to Q Low-Z | 10 |  | 10 |  | 10 |  | 10 |  | $\eta S$ |  |
| $\mathrm{t}_{\mathrm{OH}}$ | t ${ }_{\text {DHAX }}$ | Output Hold from Address | 5 |  | 5 |  | 5 |  | 5 |  | $\eta$ S |  |

## WRITE MODE

The MK48T08 is in the Write Mode whenever $\bar{W}$ and $\bar{E}$ control lines are low. The start of a write is referenced to the latter occurring falling edge of $\bar{W}$ or $\bar{E}$. A write is terminated by the earlier rising edge of $\bar{W}$ or $\bar{E}$. The addresses must be held valid throughout the cycle. E or W must return high for minimum of tWR prior to the initiation of another
read or write cycle. Data-in must be valid tDs prior to the end of write and remain valid for $t_{D H}$ afterward.
Because $\overline{\mathcal{G}}$ is a Don't Care in the Write Mode and a low on $\bar{W}$ will return the outputs to High-Z, $\bar{G}$ can be tied low and two-wire RAM control can be implemented. A low on $\bar{W}$ will disable the outputs twEZ after W falls. Take care to avoid bus contention when operating with two-wire control.

FIGURE 3. WRITE CYCLE TIMING


## AC ELECTRICAL CHARACTERISTICS (WRITE CYCLE)

( $0^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}+10 \% /-5 \%$ )

| ALT. <br> SYM. | STD. SYM. | PARAMETER | MK48T08-10 |  | MK48T08-12 |  | MK48T08-15 |  | MK48T08-20 |  | UNITS | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| twc | $t_{\text {aVAV }}$ | Write Cycle Time | 100 |  | 120 |  | 150 |  | 200 |  | $\eta S$ |  |
| $t_{\text {AS }}$ | $\mathrm{t}_{\text {AVWL }}$ | Address Setup Time $\bar{W}$ Low | 0 |  | 0 |  | 0 |  | 0 |  | $\eta S$ |  |
| $t_{\text {AS }}$ | $t_{\text {aVEL }}$ | Address Setup Time $\bar{E}$ Low | 0 |  | 0 |  | 0 |  | 0 |  | $\eta S$ |  |
| tCEW | teleh | Chip Enable to End of Write | 80 |  | 100 |  | 130 |  | 180 |  | $\eta S$ |  |
| $\mathrm{t}_{\text {AW }}$ | $\mathrm{t}_{\text {AVWH }}$ | Add. Valid to End of Write | 80 |  | 100 |  | 130 |  | 180 |  | $\eta s$ |  |
| $t_{\text {AW }}$ | $\mathrm{t}_{\text {AVEH }}$ | Add. Valid to End Write | 80 |  | 100 |  | 130 |  | 180 |  | $\eta S$ |  |
| twew | tWLWH | Write Pulse Width | 50 |  | 70 |  | 100 |  | 150 |  | $\eta s$ |  |
| $t_{\text {tCEZ }}$ | tehQz | $\bar{E}$ Data Off Time |  | 50 |  | 60 |  | 75 |  | 100 | $\eta S$ |  |
| twez | tWLQZ | $\bar{W}$ Data Off Time |  | 50 |  | 60 |  | 57 |  | 100 | $\eta S$ |  |

AC ELECTRICAL CHARACTERISTICS (WRITE CYCLE) (Continued)
$\left(0^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}+10 \% /-5 \%\right)$

| ALT. | STD. SYM. | PARAMETER | MK48T08-10 |  | MK48T08-12 |  | MK48T08-15 |  | MK48T08-20 |  | UNITS | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYM. |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| tWR | twhax | $\bar{W}$ High to Address Change | 10 |  | 10 |  | 10 |  | 10 |  | $\eta S$ |  |
| tWR | tehax | $\overline{\mathrm{E}}$ High to Address Change | 10 |  | 10 |  | 10 |  | 10 |  | $\eta S$ |  |
| tWR | tWHWL | $\bar{W}$ High to $\bar{W}$ Low next Cycle | 10 |  | 10 |  | 10 |  | 10 |  | $\eta$ S |  |
| tos | tovwh | Data Setup Time to $\bar{W}$ High | 50 |  | 60 |  | 70 |  | 80 |  | $\eta$ S |  |
| $t_{\text {DS }}$ | tDVEH | Data Setup Time to $\bar{E}$ High | 50 |  | 60 |  | 70 |  | 80 |  | $\eta$ S |  |
| $t_{\text {DH }}$ | tWHDX | Data Hold Time $\bar{W}$ High | 5 |  | 5 |  | 5 |  | 5 |  | $\eta$ S |  |
| $t_{\text {DH }}$ | $t_{\text {EHDX }}$ | Data Hold Time $\bar{E}$ High | 5 |  | 5 |  | 5 |  | 5 |  | $\eta S$ |  |

## AC TEST CONDITIONS

Input Levels:
Transition Times: 5 ns
Input and Output Timing
Reference Levels: $\quad 0.8 \mathrm{~V}$ or 2.2 V

FIGURE 4. OUTPUT LOAD DIAGRAM


## CAPACITANCE

| SYMBOL | PARAMETER | MAX | UNITS | NOTES |
| :---: | :--- | :---: | :---: | :---: |
| $C_{1}$ | Capacitance on all pins (except DQ) | 7.0 | pF |  |
| $\mathrm{C}_{\mathrm{DQ}}$ | Capacitance on DQ pins | 10.0 | pF |  |

FIGURE 5. POWER-UP / POWER-DOWN CONDITIONS


AC ELECTRICAL CHARACTERISTICS (POWER-UP/DOWN TIMING)
$\left(0^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+70^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PD }}$ | $\overline{\mathrm{E}}$ or $\overline{\mathrm{W}}$ at $\mathrm{V}_{\mathrm{IH}}$ before Power Down | 0 |  | $\mu \mathrm{S}$ |  |
| $t_{F}$ | $\mathrm{V}_{\text {PFD }}\left(\mathrm{Max}\right.$ ) to $\mathrm{V}_{\text {PFD }}(\mathrm{Min}) \mathrm{V}_{\text {cc }}$ Fall Time | 300 |  | $\mu \mathrm{S}$ |  |
| $\mathrm{t}_{\text {FB }}$ | $\mathrm{V}_{\text {PFD }}(\mathrm{Min})$ to $\mathrm{V}_{\text {SO }} \mathrm{V}_{\text {CC }}$ Fall Time | 10 |  | $\mu \mathrm{S}$ |  |
| $t_{\text {RB }}$ | $\mathrm{V}_{\text {SO }}$ to $\mathrm{V}_{\text {PFD }}(\mathrm{Min}) \mathrm{V}_{\text {CC }}$ Rise Time | 1 |  | $\mu \mathrm{S}$ |  |
| $t_{R}$ | $\mathrm{V}_{\text {PFD }}\left(\mathrm{Min}\right.$ ) to $\mathrm{V}_{\text {PFD }}(\mathrm{Max}) \mathrm{V}_{\text {CC }}$ rise Time | 0 |  | $\mu \mathrm{S}$ |  |
| $t_{\text {REC }}$ | $\bar{E}$ or $\bar{W}$ at $V_{1 H}$ after Power Up | 2 |  | ms |  |

DC ELECTRICAL CHARACTERISTICS (POWER-UP/DOWN TRIP POINTS)
$\left(0^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+70^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| V $_{\text {PFD }}$ | Power-fail Deselect Voltage | 4.5 | 4.6 | 4.75 | V |  |
| $\mathrm{~V}_{\text {SO }}$ | Battery Back-up Switchover Voltage |  | 3.0 |  | V |  |
| $\mathrm{t}_{\mathrm{DR}}$ | Expected Data Retention Time (Oscillator On) | 5 |  |  | YEARS |  |

CAUTION
Negative undershoots below - 0.3 volts are not allowed on any pin while in the Battery Back-up mode.

## CLOCK OPERATIONS

## Reading the Clock

Updates to the TIMEKEEPER registers should be halted before clock data is read to prevent reading of data in transition. Because the BiPORT TIMEKEEPER cells in the RAM array are only data registers, and not the actual counter, updating the registers can be halted without disturbing the clock itself.

Updating is halted when a " 1 " is written into the "Read'" bit, the seventh most significant bit in the Control Register. As long as a " 1 " reamins in that position, updating is halted. After a Halt is issued, the registers reflect the count, that is day, date, and time that were current at the moment the Halt command was issued.

All of the TIMEKEEPER register are updated simultaneously. A Halt will not interrupt an update in progress. Updating is within a second after the bit is reset a " 0 ".

## Setting the Clock

The eight bit of the Control register is the "Write" bit. Setting the Write bit to a " 1 ", like the Read bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date and time data in 24 Hour BCD format. Resetting the Write bit to a ' 0 "' then transfers those values to the actual TIMEKEEPER counters and allows normal operation to resume.

## Stopping and Starting the Oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain from the battery. The "Stop" bit is the MSB for the Seconds Register. Setting it to a " 1 " stops the oscillator.

FIGURE 6. THE MK48T08 REGISTER MAP

| ADDRESS | DATA |  |  |  |  |  |  |  | FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| 1FFF | - | - | - | - | - | - | - | - | YEAR | 00-99 |
| 1FFE | x | X | X | - | - | - | - | - | MONTH | 01-12 |
| 1FFD | X | X | - | - | - | - | - | - | DATE | 01-31 |
| 1FFC | x | FT | x | x | x | - | - | - | DAY | 01-07 |
| 1FFB | X | X | - | - | - | - | - | - | HOUR | 00-23 |
| 1FFA | x | - | - | - | - | - | - | - | MINUTES | 00-59 |
| 1FF9 | ST | - | - | - | - | - | - | - | SECONDS | 00-59 |
| 1FF8 | W | R | S | - | - | - | - | - | CONTROL |  |
| ST = STOP BIT W = WRITE BIT |  |  |  | $R=\text { READ BIT }$ |  |  | FT = FREQUENCY TEST X = UNUSED |  |  |  |

## Calibrating the Clock

The MK48T08 is driven by a quartz controlled oscillator with a nominal frequency of 32768 Hz . The crystal is mounted in the tophat along with the battery. A typical MK48T08 is accurate within $\pm 1 \mathrm{mi}-$ nute per month at $25^{\circ} \mathrm{C}$ without calibration. The devices are tested not to exceed 35 PPM (parts per million) oscillator frequency error at $25^{\circ} \mathrm{C}$, which comes to about $\pm 1.53$ minutes per month. Of course the oscillation rate of any crystal changes with temperature. Figure 6. shows the frequency error that can be expected at various temperatures.

Most clock chips compensate for crystal frequency and temperature shift error with cumbersome trim capacitors. The MK48T08 design, however, employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 128 stage, as shown in figure 7. The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five bit Calibration byte found in the Control Register. Adding counts speeds the clock up, subtracting counts slows the clock down.

FIGURE 7. ADJUSTING THE DIVIDE BY 128


The Calibration byte occupies the five lower order bits in the Control register. This byte can be set to represent any value between 0 and 31 in binary form. The sixth bit is a sign bit; " 1 " indicates positive calibration, " 0 " indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened or lengthened by 256 oscillator cycles, that is one tick of the divide by 128 stage of the clock chain. If a binary " 1 " is loaded into the register, only the first 4
minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 24 will be affected and so on.

Therefore, each calibration step has the effect of adding or subtracting 512 oscillator cycles for every 125,829, 120 actual oscillator cycles, that is 4.068 PPM of adjustment per calibration step gin the user 126.14 PPM calibration range. Assuming that the oscillator is in fact running at exactly 32768 Hz , each of the 31 increments in the Calibration byte would represent 10.7 seconds per month.

Two methods are available for ascertaining how much calibration a given MK48T08 may require. The first involves simply setting the clock, letting it run for a month and comparing it to a known accurate reference (like WWV broadcasts). While that may seem crude, it allows the designer to give the end user the ability to calibrate his clock as his environment may require, even after the final product is packaged in a non-user serviceable enclosure. All the designer has to do is provide a simple utility that accessed the Calibration byte. The utility could even be menu driven and made foolproof.

The second approach is better suited to a manufacturing environment, and involves the use of some test equipment. When the Frequency Test (FT.) bit, the seventh-most significant bit in the day Register, is set to a " 1 ", and the oscillator is running at 32768 Hz , the LSB (DQ0) of the Seconds Register will toggle at a 512 Hz . Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.01024 Hz would indicate a +20 PPM oscillator frequency error, requiring a -5 (000101) to be loaded into the Calibration Byte for correction. Note that setting or changing the Calibration Byte does not affect the Frequency Test output frequency. The device must be selected and addresses must stable at Address 1FF9 when reading the 512 Hz on DQO.

The FT. bit must be set using the same method used to set the clock, using the Write bit. The LSB of the Seconds Register is monitored by holding the MK48T08 in an extended read of the Seconds Register, without having the Read bit set. The FT. bit MUST be reset to a " 0 " for normal clock operations to resume.

FIGURE 8. FREQUENCY ERROR WITHOUT CALIBRATION


## DATA RETENTION MODE

With $\mathrm{V}_{\mathrm{CC}}$ applied, the MK48T08 operates as a conventional BYTEWIDE static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when $\mathrm{V}_{C C}$ falls within the $\mathrm{V}_{\text {PFD }}(\max )$, $\mathrm{V}_{\text {PFD }}(\min )$ window. The MK48T08 has a $\mathrm{V}_{\text {PFD }}(\max )-\mathrm{V}_{\text {PFD }}(\mathrm{min})$ window of 4.75 volts to 4.5 volts, allowing users constrained to a $10 \%$ power supply specification to use the device.

Note: A mid-write cycle power failure may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below $\mathrm{V}_{\text {PFD }}(\mathrm{min})$, the user can be assured the memory will be in a write protected state, provided the $\mathrm{V}_{C C}$ fall time does not exceed $\mathrm{t}_{\mathrm{F}}$. The MK48T08 may respond to transient noise spikes that reach into the deselect window if this should occur during the time the device is sampling $\mathrm{V}_{\mathrm{C}}$. Therefore decoupling of the power supply lines is recommended.

The power switching circuit connects external $\mathrm{V}_{\mathrm{CC}}$ to the RAM and disconnects the battery when $\mathrm{V}_{\mathrm{CC}}$ rises above $\mathrm{V}_{\text {so }}$. Normal RAM operation can resume $t_{\text {REC }}$ after $V_{C C}$ exceeds $V_{\text {PFD }}(m a x)$. Caution should be taken to keep $E$ or $W$ high as $V_{c c}$ rises past $V_{\text {PFD }}(\mathrm{min})$ as some systems may perfom
inadvertent write cycles after $\mathrm{V}_{\mathrm{CC}}$ rises but before normal system operation begins.

## PREDICTING BACK-UP SYSTEM LIFE

The useful life of the battery in the MK48T08 is expected to ultimately come to an end for one of two reasons; either because it has been discharged wile providing current to an external load; or because the effects of aging render the cell useless before it can actually be discharged. Fortunately, these two effects are virtually unrelated, allowing discharge, or Capacity Consumption and the effects of aging, or Storage Life to be treated as two independent but simultaneous mechanisms, the earlier of which defines Back-up System life.

The current drain that is responsible for Capacity Consumption can be reduced either by applying $\mathrm{V}_{\mathrm{CC}}$ or turning off the oscillator. With the oscillator off, only the leakage currents required to maintain data in the RAM are flowing. With $\mathrm{V}_{\mathrm{CC}}$ on, the battery is disconnected from the RAM. Because the leakage currents of the MK48T08 are so low, then can be neglected in practical Storage Life calculations.
Therefore, to extent the life of components that are just sitting on the shelf (not in system use) the oscillator should be turned off.

FIGURE 9. MK48T08 PREDICTED BATTERY STORAGE LIFE VS. TEMP.


## Predicting Storage Life

Figure 9 illustrates how temperature affects Storage Life of the MK48T08 battery. As long as VCC is applied or the oscillator is turned off, the life of the battery is controlled by temperature and is virtually unaffected by leakage currents drawn by the MK48T08.

Storage Life predictions presented in Figure 9 are extrapolated from temperature accelerated life-test data collected in over 100 million device hours of continuing bare cell and encapsulated cell battery testing by SGS-THOMSON. Obviously, temperature accelerated testing cannot identify nontemperature dependent failur mechanisms. However, in view of the fact that no random cell failures have been recorded in any of SGS-THOMSON's on going battery testing since it began in 1982, we believe the chance of such failure mechanisms surfacing is extremely small.
For the purpose of the testing, a cell failure is defined as the inability af a cell stabilized a $25^{\circ} \mathrm{C}$ to produce a 2.0 volt closed-circuit voltage across a 250 K load resistance.

A Special Note: The summary presented in Figura 9 represents a conservative analysis of the data presently available. While SGS-THOMSON is most likely in possession of the largest collection of battery life data of this kind in the world, the results presented should not be considered absolute or final; they can be expected to change as yet more data becomes available. We believe that future read points of life test presently under way and improvements in the battery technology itself will result in a continuing improvement of these figures.

Two end of life curves are presented in Figure 9. They are labeled "Average" ( $\mathrm{t}_{50 \%}$ ) and ( $\mathrm{t}_{1} \%$ ). These terms relate to the probability that a given number of failure will have accumulated by a particular point in time. If, for example, expected life at $70^{\circ} \mathrm{C}$ is at issue, Figure indicates that a particular MK48T08 has a $1 \%$ chance of having a battery failure 11 years into its life and a $50 \%$ chance of failure at the 20 year mark. Conversely, given a sample of device, $1 \%$ of them can be expected to experience battery failure within 11 years; $50 \%$ of them can be expected fail within 20 years.

The $t_{1 \%}$ figure represents the práctical onset of near out, and is therefore suitable for use in what nould normally be thought of as a worst-case anaysis. The $\mathrm{t}_{50 \%}$ figure represents "normal" or 'average" life. It is, therefore, accurate to say that he average device will last " $50 \%$ ".

Battery life is defined as beginning at the date of nanufacture. Each MK48T08 is marked with a four digit manufacturing date code in the form YYWW 'example: $8625=1986$, week 25).

## Calculating Predicted "Storage Life of the Battery

As Figure 9 indicates, the predicted Storage Life on the battery in the MK48T08 is a function of temperature.

Because the ambient temperature profile is dependent upon application controlled variable, only the user can estimate predicted Storage Life in a given design. As long as ambient temperature is held reasonably constant, expected Storage Life can be read directly from Figure 9. If the MK48T08 spends an appreciable amount of time at a variety of temperatures, the following equation should be used to estimate Storage Life.

Predicted Storage Life $\left.=1+\left\{\left[\left(\mathrm{TA}_{1} \div \mathrm{TT}\right) \div \mathrm{SL}_{1}\right]+\left[\mathrm{TA}_{2} \div \mathrm{TT}\right) \div \mathrm{SL}_{2}\right]+\ldots+\left[\left(\mathrm{TA}_{\mathrm{N}} \div \mathrm{TT}\right) \div \mathrm{SL}_{\mathrm{N}}\right]\right\}$
Where $\mathrm{TA}_{1}, \mathrm{TA}_{2}, \mathrm{TA}_{\mathrm{N}}=$ Time at Ambient Temperature 1, 2, ect

$$
\mathrm{TT}=\text { Total Time }=\mathrm{TA}_{1}+\mathrm{TA} \mathrm{~A}_{2}+\ldots+\mathrm{T} \mathrm{~A}_{N}
$$

$\mathrm{SL}_{1}, \mathrm{SL}_{2}, \mathrm{SL}_{\mathrm{N}}=$ Predicted Storage Life at Temp. 1, Temp. 2, ect. (See Figure 9)

## Example Predicted Storage Life Calculation

A cash register/terminal operates in an environment where the MK48T08 is exposed to temperatures of
$30^{\circ} \mathrm{C}\left(86^{\circ} \mathrm{F}\right)$ or less $4672 \mathrm{hrs} . / \mathrm{yr}$.: temperatures greater than $25^{\circ} \mathrm{C}$, but less than $40^{\circ} \mathrm{C}\left(104^{\circ} \mathrm{F}\right)$, for $3650 \mathrm{hrs} . / \mathrm{yr} . ;$ and temperatures greater than $40^{\circ} \mathrm{C}$, but less than $70^{\circ} \mathrm{C}\left(158^{\circ} \mathrm{F}\right)$, for the remaining 438 hrs./yr.

Reading Predicted $\mathrm{t}_{1} \%$ values from Figure 10; $\mathrm{SL}_{1}=456 \mathrm{yrs} ., \mathrm{SL}_{2}=175 \mathrm{yrs} . \mathrm{SL}_{3}=11.4 \mathrm{yrs}$.
Total Time $(T T)=8760 \mathrm{hrs} . / \mathrm{yr}$. $\mathrm{TA}_{1}=4672 \mathrm{hrs} . / \mathrm{yr}$. $\mathrm{TA}_{2}=3650 \mathrm{hrs} . / \mathrm{yr} . \mathrm{TA}_{3}=438 \mathrm{hrs} . / \mathrm{yr}$.
Predicted Typical Storage Life $\geq 1 \div\{[(4672 \div 8760) \div 465]+[3650+8760) \div 175]+[(438 \div 8760) \div 11.4]\}$
Predicted Typical Storage Life $\geq 126$ years

## ABSOLUTE MAXIMUM RATINGS*

| Voltage On Any Pin Relative to GND | -0.3 V to +7.0 V |
| :--- | ---: |
| Ambient Operating (VCc On) Temperature ( $\left.\mathrm{TA}_{\mathrm{A}}\right)$ | $00^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Ambient Storage (Vcc Off, Oscillator Off) Temperature | $-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Total Device Power Dissipation | 1 Watt |
| Output Current Per Pin |  |

* Stresses grater than those under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the opertional section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+70^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.75 | 5.5 | V |  |
| GND | Supply Voltage | 0 | 0 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Logic " 1 " Voltage All Inputs | 2.2 | $\mathrm{VCC}_{\mathrm{CC}}+0.3$ | V |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic "0" Voltage All Inputs | -0.3 | 0.8 | V |  |

DC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}(\mathrm{Max}) \leq \mathrm{V}_{\mathrm{CC}} \leq \mathrm{V}_{\mathrm{CC}}(\mathrm{Min})\right)$

| SYMBOL | PARAMETER | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $I_{C C 1}$ | Average VCC Power Supply Current |  | 80 | mA |  |
| $\mathrm{I}_{\mathrm{CC}}$ | TTL Standby Current $\left(\overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IH}}\right)$ |  | 5 | mA |  |
| $\mathrm{I}_{\mathrm{CC}}$ | CMOS Standby Current $\left(\overline{\mathrm{E}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}\right)$ |  | 3 | mA |  |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Current (Any Input) | -1 | +1 | $\mu \mathrm{~A}$ |  |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Leakage Current | -5 | +5 | $\mu \mathrm{~A}$ |  |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output Logic ' 1 '" Voltage (IOUT $=-1.0 \mathrm{~mA})$ | 2.4 |  | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Logic ' 0 '" Voltage (IOUT $=2.1 \mathrm{~mA})$ |  | 0.4 | V |  |

PACKAGE DESCRIPTION


- DATA RETENTION IN THE ABSENCE OF VCC
- DATA IS AUTOMATICALLY PROTECTED DURING POWER LOSS
- DIRECTLY REPLACES $32 \mathrm{~K} \times 8$ VOLATILE STATIC RAM OR EEPROM
- UNLIMITED WRITE CYCLES
- CMOS - LOW POWER OPERATION
- STANDARD 28-PIN JEDEC PINOUT
- READ CYCLE TIME EQUALS WRITE CYCLE TIME
- FULL $10 \%$ OPERATING RANGE
- LITHIUM ENERGY SOURCE IS ELECTRICALLY DISCONNECTED TO RETAIN FRESHNESS UNTIL POWER IS APPLIED THE FIRST TIME

TRUTH TABLE MK48Z30

| VCC | $\bar{E}$ | $\overline{\mathbf{G}}$ | $\bar{W}$ | MODE | DQ | POWER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & <\mathrm{V}_{\mathrm{CC}} \\ & (\max ) \\ & \\ & \mathrm{V}_{\mathrm{CC}} \\ & (\mathrm{~min}) \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | X | Deselect | High-Z | Standby |
|  | $\mathrm{V}_{\mathrm{IL}}$ | X | $\mathrm{V}_{\mathrm{IL}}$ | Write | $\mathrm{D}_{\text {IN }}$ | Active |
|  | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | Read | Dout | Active |
|  | VIL | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | Read | High-Z | Active |
| $\begin{gathered} <V_{P F D} \\ (\mathrm{~min}) \\ >V_{S O} \end{gathered}$ | X | X | X | Deselect | High-Z | CMOS <br> Standby |
| $\leq \mathrm{V}_{\text {SO }}$ | X | X | X | Deselect | High-Z | Battery Backup |

## DESCRIPTION

The MK48Z30 is a 262,144 -bit, fully static, nonvolatile static RAM organized as 32,768 words by 8 bits. The nonvolatile memory has a self-contained lithium energy source and control circuitry which


| PIN | ONS |
| :---: | :---: |
| A14 | $28] \mathrm{cc}$ |
| $\mathrm{A}^{2} 2$ d | 27 w |
| A 7 [ 3 | $26]$ A 13 |
| A 6 ¢ 4 | 25] $A 8$ |
| A5 5 | 24.49 |
| A4 ¢6 | 23 All |
| A 3 ¢ | $22]$ |
| A2 ¢ 8 | $21]$ A10 |
| A 1 do | $20 . \bar{E}$ |
| A 010 | 190007 |
| DQ O $0^{11}$ | 18 DQ 6 |
| 0018 | ${ }^{17} 0005$ |
| DQ 2 [13 | 16 DOQ |
| GND 14 | 15.003 |

Constantly monitors $V_{C C}$ for an out of tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent garbled data. The nonvolatile static RAM can be used in place of 32 K X 8 static RAM directly conforming to the popular BYTEWIDE 28 pin DIP standard. There is no limit on the number of write cycles which can be executed and no additional support circuitry is required for microprocessor interface.

## STATIC RAM DEVICES

CACHE TAG RAM

```
    K~
    *"
```


## MK41H80(N,P)-20/25/35

$4 \mathrm{~K} \times 4$ CMOS TAGRAM ${ }^{\text {™ }}$

- 4K $\times 4$ SRAM WITH ONBOARD 4 BIT COMPARATOR
- 20, 25, AND 35ns ADDRESS TO COMPARE ACCESS TIME
- 12, 15, AND 20ns TAG DATA TO COMPARE ACCESS TIME
- EQUAL ACCESS, READ AND WRITE CYCLE TIMES
- FLASH CLEAR FUNCTION
- 22-PIN, 300 MIL PLASTIC AND CERAMIC DIP
- ALL INPUTS AND OUTPUTS ARE TTL COMPATIBLE, LOW CAPACITANCE, AND PROTECTED AGAINST STATIC DISCHARGE
- WORD WIDTH EXPANDABLE

TRUTH TABLE

| WE | $\overline{\text { OE }}$ | CLR | MATCH | MODE |
| :---: | :---: | :---: | :---: | :--- |
| H | H | H | Valid | Compare Cycle |
| L | X | H | Invalid | Write Cycle |
| H | L | H | Invalid | Read Cycle |
| X | X | L | Invalid | Flash Clear Cycle |

X = Don't Care

## DESCRIPTION

The MK41H80 is a member of SGS-THOMSON's $4 \mathrm{~K} \times 4$ CMOS Static RAM family featuring fully static operation requiring no external clocks or timing strobes. Cycle Time and Compare Access Time are equal. The MK41H80 is powered by a single +5 V $\pm 10 \%$ power supply and the inputs and outputs are fully TTL compatible.
The MK41H80 features an onboard 4 bit comparator that compares RAM contents and current input data. The result is an active high match on the MATCH pin or an active low miss on the MATCH pin. The MATCH pins of several MK41H80's can be nanded together to provide enabling or acknowledging signals to the data cache or processor.
Tag data can be read from the data pins by bringing Output Enable ( $\overline{\mathrm{OE}}$ ) low. This will allow data


FIGURE 1. PIN CONNECTIONS


## PIN NAMES

| $A_{0}-A_{11}$ |
| :--- |
| $D Q_{0}-D Q_{3}$ |
| $M A T C H$ |
| $\overline{W E}$ |
| $\overline{O E}$ |
| $\overline{C L R}$ |
| $V_{c C}$ |
| $V_{s S}$ |

- Address Inputs
- Data Input/Output
- Comparator Output
- Write Enable
- Output Enable
- Flash Clear
- Power (+5V)
- Ground
stored in the memory array to be displayed at the Outputs $\left(\mathrm{DQ}_{0}-\mathrm{DQ}_{3}\right)$.

Flash Clear operation is provided on the MK41H8O via the (CLR) pin. A low applied to the CLR pin clears all RAM bits to a logic zero.

FIGURE 2. COMPARE AND WRITE CYCLE


FIGURE 3. WRITE AND READ CYCLE


## COMPARE, WRITE AND READ TIMING

The MK41H8O employs three signals for device control. The Write Enable (WE) pin enables a Write Cycle if low and either a Compare Cycle or a Read Cycle when high. The OE pin enables a Read Cycle if low or a Compare Cycle if high. The CLR pin enables a Flash Clear Cycle when brought low.

The MK41H8O begins a Compare Cycle with the application of a valid address (see Figure 2). A valid MATCH is enabled when OE and WE go high in conjunction with their respective Set Up and Hold times. MATCH will occur $t_{A C A}$ after a valid address, and $\mathrm{t}_{\mathrm{DCA}}$ after valid Data In. MATCH will then go invalid $\mathrm{t}_{\mathrm{ACH}}$ after the address changes.

The MK41H80 starts a Write Cycle with stable addresses (see Figure 2). $\overline{O E}$ may be in either logic state. WE may fall with stable addresses, and must remain low until $\mathrm{t}_{\text {AW }}$ with a duration of $t_{\text {WEW }}$. Data in must be held valid $t_{D S}$ before and $t_{D H}$ after WE goes high. MATCH will be invalid during this cycle.

The MK41H80 begins a Read Cycle with stable addresses and WE high (see Figure 3). DQ becomes valid $t_{A A}$ after a valid address, and $t_{\text {OEA }}$ after the fall of OE. DQ outputs become invalid $\mathrm{t}_{\mathrm{OH}}$ after the address becomes invalid or $\mathrm{t}_{\text {OEz }}$ after OE is brought high. Ripple through data access may be accomplished by holding $\overline{O E}$ active low while strobing addresses $\mathrm{A}_{0}-\mathrm{A}_{11}$, and holding CLR and WE high. The MATCH output will be invalid during the Read cycle.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | . 20 |  | . 25 |  | .35 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MaX |  |  |
| ${ }^{\text {t }}$ c | Cycle Time | 20 |  | 25 |  | 35 |  | ns |  |
| $\mathrm{t}_{\mathrm{ccs}}$ | Compare Command Set Up Time | 7 |  | 8 |  | 10 |  | ns |  |
| ${ }^{\text {t }}$ CH | Compare Command Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {RCS }}$ | Read Command ( $\overline{\text { WE) }}$ ) Set Up Time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{RCH}}$ | Read Command (产E) Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {AS }}$ | Address Set-up Time | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {AW }}$ | Address Stable to End of Write Command (WE) | 16 |  | 20 |  | 30 |  | ns |  |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time after End of Write | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {WEW }}$ | Write Command ( $\overline{\text { WE }}$ ) to End of Write | 16 |  | 20 |  | 30 |  | ns |  |
| $t_{\text {DS }}$ | Data Set Up Time | 12 |  | 13 |  | 14 |  | ns |  |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {DCA }}$ | Data Compare Accoss Time |  | 12 |  | 15 |  | 20 | ns | 3 |
| $t_{\text {ACA }}$ | Address Compare Access Time |  | 20 |  | 25 |  | 35 | ns | 3 |
| $\mathrm{t}_{\mathrm{ACH}}$ | Address Compare Hold Time | 5 |  | 5 |  | 5 |  | ns | 3 |
| $\mathrm{t}_{\mathrm{DCH}}$ | Data Compare Hold Time | 3 |  | 3 |  | 3 |  | ns | 3 |
| $\mathrm{t}_{\text {OEA }}$ | Output Enable ( $\overline{\mathrm{OE}}$ ) Access Time |  | 10 |  | 12 |  | 15 | ns | 3 |
| $\mathrm{t}_{\mathrm{OH}}$ | Valid Data Out ( $\overline{\mathrm{DQ}}$ ) Hold Time | 5 |  | 5 |  | 5 |  | ns | 3 |
| $\mathrm{t}_{\mathrm{AA}}$ | Address Access Time |  | 20 |  | 25 |  | 35 | ns | 3 |
| $\mathrm{t}_{\text {OEZ }}$ | Output Enable ( $\overline{\mathrm{OE}})$ to High-Z |  | 7 |  | 8 |  | 10 | ns | 4 |
| $\mathrm{t}_{\text {OEL }}$ | Output Enable ( $\overline{\mathrm{OE}})$ to Low-Z | 2 |  | 2 |  | 2 |  | ns | 4 |
| $\mathrm{t}_{\text {WEZ }}$ | Write Enable ( $\overline{\mathrm{WE}}$ ) to High-Z |  | 8 |  | 10 |  | 13 | ns | 4 |
| ${ }^{\text {W WEL }}$ | Write Enable ( $\overline{\mathrm{WE}}$ ) to Low-Z | 5 |  | 5 |  | 5 |  | ns | 4 |

## APPLICATION

The MK41H80 operates from a 5.0 volt supply. It is compatible with all standard TTL families on all inputs and outputs. The device should share a solid ground plane with any other devices interfaced with it, particularly TTL devices. Additionally, because the outputs can drive rail-to-rail into high impedance loads, the MK41H80 can also interface to 5 volt CMOS on all inputs and outputs. Refer to the normalized performance curves that follow.

The MK41H80 compares contents of addressed RAM locations to the current data inputs. A logic one (1) output on the MATCH pin indicates that the input data and the RAM contents match. Conversely, a logic zero (0) on the MATCH pin indicates at least one bit difference between the RAM contents and input data generating a miss.

The MATCH output is always at either an active high or low logic level, and does not exhibit a threestate or high impedance characteristic. Since the comparator circuitry is always enabled, metastable data input levels can result in excessive MATCH out
put activity. Therefore, the use of pull-up or pulldown resistors is recommended on the data bus.

A pull-up resistor is also recommended for the $\overline{C L R}$ input. This will ensure that any low going system noise, coupled onto the input, does not drive CLR below $\mathrm{V}_{\mathbb{I}}$ minimum specifications.

Because high frequency current transients will be associated with the operation of the MK41H80, power lines inductance must be minimized on the circuit board power distribution network. Power and ground trace gridding or separate power planes can be employed to reduce line inductance.

Though often times not thought of as such, the traces on a memory board are basically unterminated, low impedance transmission lines. As such they are subject to signal reflections manifested as noise, undershoots and excessive ringing. Series termination in close proximity to the TTL drivers can improve driver/signal path impedance matching. While experimentation most often proves to be the only practical approach to selection of series resistors, values in the range of 10 to 33 ohms often prove most suitable.

FIGURE 4. BLOCK DIAGRAM


## FLASH CLEAR CYCLE

A Flash Clear Cycle begins as CLR is brought low (see Figure 5). A Flash Clear sets all 16,384 bits in the RAM to logic zero. Control Inputs will not be
recognized from $t_{c x}$ after $\overline{C L R}$ falls to $t_{C R}$ after $\overline{C L R}$ is brought high. OE and WE are Don't Cares and DQ is High-Z. MATCH will be invalid while CLR is low.

AC ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS $\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | . 20 |  | . 25 |  | . 35 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | max | MIN | MaX |  |  |
| $\mathrm{t}_{\text {fCC }}$ | Flash Clear Cycle Time | 40 |  | 50 |  | 70 |  | ns |  |
| $\mathrm{t}_{\mathrm{CX}}$ | Clear (CLR) to Inputs Don't Care | 0 |  | 0 |  | 0 |  | ns |  |
| ${ }^{\text {t }}$ CR | End of Clear (듀) to Inputs Recognized | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {clp }}$ | Flash Clear (CLR) Pulse Width | 36 |  | 44 |  | 60 |  | ns |  |

Figure 5. Read-Flash Clear-Write Cycle


SGS-THOMSON
wncroblecriowres

## ABSOLUTE MAXIMUM RATINGS

Voltage on Any Terminal Relative to $\mathrm{V}_{\text {SS }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.0 V to +7.0 V
Operating Temperature $T_{A}$ (Ambient) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature (Ceramic) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Storage Temperature (Plastic) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Power Dissipation
1 Watt
Output Current per Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS
$\left(0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}\right)$

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage (Referenced to $\mathrm{V}_{\text {SS }}$ ) | 4.5 | 5.0 | 5.5 | V |  |
| $\mathrm{~V}_{\text {SS }}$ | Ground | 0.0 | 0.0 | 0.0 | V |  |
| $\mathrm{~V}_{\text {IH }}$ | Input High (Logic 1) voltage, All Inputs (Referenced to $\left.\mathrm{V}_{\text {SS }}\right)$ | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | V |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low (Logic 0) voltage, All Inputs (Referenced to $\mathrm{V}_{\text {SS }}$ ) | -0.3 |  | 0.8 | V |  |

## DC ELECTRICAL CHARACTERISTICS

$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%\right)$

| SYMBOL | PARAMETER | MIN | MAX | UNITS NOTES |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {CCI }}$ | Operating Current - Average Power Supply <br> Operating Current |  | 120 | mA | 1 |
| $\mathrm{l}_{\mathrm{IL}}^{\prime \prime}$ | Input Leakage Current, Any input | -1 | 1 | $\mu \mathrm{~A}$ | 5 |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Leakage Current | -10 | 10 | $\mu \mathrm{~A}$ | 6 |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High (Logic 1) voltage Referenced to $\mathrm{V}_{\mathrm{SS}} ;$ <br> $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 |  | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low (Logic 0) voltage Referenced to $\mathrm{V}_{\mathrm{SS}} ;$ <br> $\mathrm{I}_{\mathrm{OL}}=+8 \mathrm{~mA}$ |  | 0.4 | V |  |

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{1}$ | Capacitance on any Input Pin | 4 | 5 | pF | 2 |
| $\mathrm{C}_{2}$ | Capacitance on any Output Pin | 8 | 10 | pF | 2 |

## AC TEST CONDITIONS

$\qquad$
Transition Times
GND to 3.0 V 1.5 V

Input and Output Signal Timing Reference Level
Ambient Temperature $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$V_{C C}$ $5.0 \mathrm{~V} \pm 10$ percent

FIGURE 6. OUTPUT LOAD CIRCUITS


## notes

1. $\mathrm{I}_{\mathrm{CC}}$ is measured as the average AC current with $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}}$ $(\max )$ and with the outputs open circuit. $t$ cycle $=$ min duty cycle 100\%.
2. Capacitances are sampled and not $100 \%$ tested.
3. Measured with load shown in Figure $6(A)$.
4. Measured with load shown in Figure $6(B)$.
5. Input leakage current specifications are valid for all $\mathrm{V}_{\mathrm{IN}}$ such that $\mathrm{OV}<\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{CC}}$. Measured at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}}$ (max).
6. Output leakage current specifications are valid for all DOs such that $\mathrm{OV}<\mathrm{V}_{\mathrm{OUT}}<\mathrm{V}_{\mathrm{CC}}$. With exception to MATCH which is always enabled.

## NORMALIZED DC AND AC PERFORMANCE CHARACTERISTICS



SES-THOMSON


NORMALIZED ACCESS TIME VS.


LOGIC THRESHOLD VOLTAGE VS. AMBIENT TEMPERATURE $V_{c c}=5.0 \mathrm{~V}$


NORMALIZED ACCESS TIME VS.
SUPPLY VOLTAGE $T_{A}=\mathbf{2 5}^{\circ} \mathrm{C}$


NORMALIZED ACCESS TIME VS. OUTPUT LOADING V $\mathbf{c c}=5.0 \mathrm{~V} \mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$


LOGIC THRESHOLD VOLTAGE VS.
SUPPLY VOLTAGE $T_{A}=25^{\circ} \mathrm{C}$


NORMALIZED DC AND AC PERFORMANCE CHARACTERISTICS


## 22 PIN "N" PACKAGE, PLASTIC DIP



| Dim. | mm |  | inches |  | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |
| A | - | 5.334 | - | .210 | 2 |
| A1 | 0.381 | - | .015 | - | 2 |
| A2 | 3.048 | 3.556 | .120 | .140 |  |
| B | 0.381 | 0.533 | .015 | .021 | 3 |
| B1 | 1.27 | 1.778 | .050 | .070 |  |
| C | 0.203 | 0.304 | .008 | .012 | 3 |
| D | 25.908 | 26.67 | 1.020 | 1.050 | 1 |
| D1 | 0.254 | 0.635 | .010 | .025 |  |
| E | 7.62 | 8.255 | .300 | .325 |  |
| E1 | 6.096 | 6.858 | .240 | .270 |  |
| e1 | 2.286 | 2.794 | .090 | .110 |  |
| eA | 7.62 | 10.16 | .300 | .400 |  |
| L | 3.048 | - | .120 | - |  |

NOTES

1. OVERALL LENGTH INCLUDES ${ }^{010}$ INLASH ON EITHER END OF THE PACKAGE.
2. PACKAGE STANDOFF TO BE MEASURED PER JEDEC REQUIREMENTS
3. THE MAXIMUM LIMIT SHALL BE solder Lead finish is specified.

22 PIN "P" PACKAGE, SIDE BRAZED CERAMIC DIP


## ORDERING INFORMATION

| PART NUMBER | ACCESS TIME | PACKAGE TYPE | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- |
| MK41H80N-20 | 20 ns | 22 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H80N-25 | 25 ns | 22 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H80N-35 | 35 ns | 22 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H80P-20 | 20 ns | 22 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H80P-25 | 25 ns | 22 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H80P-35 | 35 ns | 22 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |


$2048 \times 20$ CMOS TAGRAM ${ }^{\text {™ }}$
ADVANCED DATA

- $2048 \times 20$ CMOS SRAM WITH ONBOARD COMPARATOR
- MATCH ACCESS TIME $=20 \mathrm{~ns}$ (MAX)
- READ ACCESS TIME $=25 \mathrm{~ns}$ (MAX)
- RESET CYCLE $=25 n s$ (MAX)
- $I_{\text {cc }}$ (OUTPUTS DESELECTED) $=225 \mathrm{~mA}$ (MAX)
. STANDBY $=70 \mathrm{~mA}$ (MAX)
- FLASH CLEAR VALID BIT FUNCTION
- TARGET APPLICATION:

68020-25, 68030-33 AND 80386 CACHE


FIGURE 1. PINOUT FOR 68 PIN PLCC PACKAGE (PRELIMINARY)


TRUTH TABLE

| RS | $\overline{\mathbf{S}}$ | E | $\overline{\text { W }}$ | $\overline{\mathbf{G}}$ | $\overline{M_{X}}$ | $\overline{H_{x}}$ | $\overline{\mathbf{C G}} \mathbf{}$ | MODE | $C_{x}$ | DQ | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hi | - | X | - | - | Lo | X | X | Force Miss | Low | - | 1 |
| Hi | - | X | - | - | Hi | Lo | X | Force Hit | High | - | 1 |
| Hi | - | X | - | - | Hi | Hi | Hi | Comp Disable | $\mathrm{Hi}-\mathrm{Z}$ | - | 1 |
| Hi | X | F | X | X | Hi | Hi | X | Standby | Hi-Z | Hi-Z |  |
| Hi | X | T | Hi | Hi | Hi | Hi | Hi | Compare | Hi-Z | $D$ in |  |
| Hi | X | T | Hi | Hi | Hi | Hi | Lo | Compare | Hi or Lo | $D$ in |  |
| Hi | Hi | T | Lo | X | Hi | Hi | Lo | Hit | High | Hi-Z |  |
| Hi | Hi | T | X | Lo | Hi | Hi | Lo | Hit | High | Hi-Z |  |
| Hi | Lo | T | Lo | X | Hi | Hi | Lo | Write | High | D in |  |
| Hi | Lo | T | Hi | Lo | Hi | Hi | Lo | Read | High | D Out |  |
| Lo | Hi | X | X | X | - | - | - | Reset | - | Hi-Z |  |
| Lo | X | F | X | X | - | - | - | Reset | - | Hi-Z |  |
| Lo | X | X | Hi | Hi | - | - | - | Reset | - | Hi-Z |  |
| Lo | X | X | Hi | Lo | - | - | - | Reset | - | Lo-Z |  |
| Lo | Lo | T | Lo | X | - | - | - | Not Allowed | - | Hi-Z | 2 |
| Lo | X | T | Hi | Hi | Hi | Hi | Lo | Reset | Lo | D in | 3 |

Key: $\quad \mathrm{X}=$ Don't Care
$\overline{H_{X}}=\overline{H_{0}}$ or $\overline{\bar{H}_{1}}$
$\overline{M_{X}}=\overline{M_{0}}$ or $\overline{M_{1}}$
$\overline{C G_{X}}=\overline{C G_{0}}$ or $\overline{C G_{1}}$
$F=(F a l s e) E_{0}-E_{3}$ pattern DOES NOT match $P_{0}-P_{3}$ pattern.
$T=$ (True) $E_{0}-E_{3}$ pattern DOES match $P_{0}-P_{3}$ pattern.

- = Not related to identified mode of operation.


## NOTES

1. Force hit/miss operations independent of other RAM operations.
2. May disrupt Reset, will not damage device.
3. Reset will force $\mathrm{C}_{\mathrm{X}}$ low during a valid compare when $C D Q_{0}$ is D in $=\mathrm{Hi}$.

FIGURE 2. MK4202 BLOCK DIAGRAM


## DEVICE DESCRIPTION AND FEATURES

The MK4202 is designed to be connected DIRECTLY to a high performance 32 bit microprocessor, allowing the elimination of the logic delays associated with collecting HIT or Miss outputs into a subsequent gate or the RC delays associated with wiredOR open collector match outputs.

The MK4202 TAGRAM has four major features that allow direct connection:

1. Wide enough for almost any TAGRAM application without requiring multiple chip width expansion and the delays that would result.
2. Four (4) programmable CHIP ENABLE inputs, allowing DEPTH EXPANSION without any of the attendant chip enable decode delays that would otherwise be required.
$P_{0}-P_{3}$ should be tied directly to $V_{c c}$ or $V_{S S}$, or through pull-up or pull-down resistors. The

MK4202 is selected when $E_{0}-E_{3}$ equals $P_{0}-P_{3}$ in a binary match.
(Example: $E_{0}-E_{1}=0110, P_{0}-P_{3}=0110$.)
3. 3-STATE COMPARE OUTPUTS, allowing all Compare outputs to be bused together so the Address-to-Compare access time for a depth expanded application is identical to that of a single device. The Programmable Chip Enables prevent bus contention by assuring that only one TAGRAM at a time drives each Compare bus when in Compare mode.
4. DUAL COMPARE OUTPUTS $\left(\mathrm{C}_{0}\right.$ and $\left.\mathrm{C}_{1}\right)$ and FORCED HIT ( $\overline{H_{0}}$ and $\overline{H_{1}}$ ) and FORCED MISS $\overline{M_{0}}$ and $\left.\overline{M_{1}}\right)$ inputs for each. The arrangement allows direct connection of the TAGRAM to two separate processor inputs (such as BERR and HALT on the 68030), and connection of all signals that would otherwise have been connected to those processor inputs to be passed THROUGH the TAGRAM; eliminating the need for a subsequent gate to collect the COMPARE output and other BERR or HALT signal sources to the processor.

FIGURE 3. DEVICE LOGIC SYMBOL


The net effect is that the Address-to-Compare access time demonstrated by the MK4202 is all of the delay the user must consider. The alternative approach, using narrow TAGRAMs with open collector outputs or narrow TAGRAMs with 2-state outputs and a 10 ns programmable logic device, requires that the narrow TAGRAMs demonstrate a 10 ns Address-to-Compare access time to yield the same performance in a user's system that the MK4202 provides.

## POWER DISTRIBUTION

The MK4202, being a 20 output device, obviously requires the use of good power bussing techniques. MK4202 has been designed in such a way as to allow the user to minimize the effects of switching transients on overall circuit operation. Of particu
lar interest is the separate bussing of the $V_{c c}$ and $\mathrm{V}_{\text {ss }}$ lines to the output drivers. The advantage provided by these separate power pins,, designated $\mathrm{V}_{\mathrm{CCQ}}$ and $\mathrm{V}_{\mathrm{SSQ}}$, is that voltage sags and ground bumps seen on these pins are not reflected into the other portions of the chip, particularly the input structures. As a result, switching noise in the supply has much less effect on input levels, providing the user with more noise margin than would otherwise be available.

Of course $V_{S S}$ and $V_{S S Q}$ must always be at the same $D C$ potential. $V_{C C}$ and $V_{C C Q}$ must match as well. Differences between them due to AC effects are expected, but must be minimized through the use of adequate bussing and bypassing. All specifications and testing are done with $V_{S S}=V_{\text {SSO }} \pm$ 10 mV RMS, $\mathrm{V}_{c c}=\mathrm{V}_{\mathrm{CCQ}} \pm 10 \mathrm{mV}$ RMS with instantaneous peak differences not exceeding 50 mV .

FIGURE 4. APPLICATION BLOCK SCHEMATIC


## READ MODE

The MK4202 is in the Read mode whenever $\overline{\mathbf{W}}$ is HIGH, and $\overline{\mathrm{G}}$ is LOW provided Chip Select ( $\overline{\mathbf{S}}$ ) is LOW and a true Chip Enable pattern ( $E_{0}-E_{3}$ ) is applied. The 11 address inputs ( $\mathrm{A}_{0}-\mathrm{A}_{10}$ ) define a unique index address giving access to 20 of 40,960 bits of data in the static memory array. Valid data will be present at the 20 output pins within $t_{\text {AVav }}$ of the last stable address provided Chip Enable, Chip Select ( $\overline{\mathbf{S}}$ ), and Output Enable (G) access
times have been met. If Chip Enable, $\overline{\mathbf{S}}$, or $\overline{\mathbf{G}}$ access times are not met, data access will be measured from the latter falling edge or limiting parameter ( $\mathrm{t}_{\text {EVQV }}, \mathrm{t}_{\mathrm{sLQV}}$, or $\mathrm{t}_{\mathrm{GLOV}}$ ). The state of the tag data I/O pins is controlled by the $\left(E_{0}-E_{3}\right), \bar{S}, \bar{G}$, and $\bar{W}$ input pins. The data lines may be indeterminate at $t_{\text {EVQx, }} \mathrm{t}_{\text {SLQx, }}$ or $\mathrm{t}_{\text {GLQX }}$, but will always have valid data at $\mathrm{t}_{\text {AVQV }}$.
read cycle timing
Electrical Characteristics and Recommended AC Operating Conditions $\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \pm 10 \%\right)$

| $\begin{aligned} & \text { STD } \\ & \text { SYM } \end{aligned}$ | $\begin{aligned} & \text { ALT } \\ & \text { SYM } \end{aligned}$ | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {avav }}$ | $\mathrm{t}_{\mathrm{c}}$ | Cycle Time | 25 |  | ns |  |
| $t_{\text {AVQV }}$ | $t_{\text {AA }}$ | Address Access Time |  | 25 | ns |  |
| $t_{\text {AXQX }}$ | $\mathrm{taOH}_{\text {A }}$ | Address Output Hold Time | 5 |  | ns |  |
| $t_{\text {EVQV }}$ | $\mathrm{t}_{\mathrm{EA}}$ | Chip Enable Access Time |  | 25 | ns |  |
| $t_{\text {EXQX }}$ | $\mathrm{t}_{\mathrm{EOH}}$ | Chip Enable Output Hold Time | 4 |  | ns |  |
| $t_{\text {EVQx }}$ | $\mathrm{t}_{\mathrm{ELZ}}$ | Chip Enable TRUE to Low-Z | 4 |  | ns |  |
| $t_{\text {EXQz }}$. | $t_{\text {EHZ }}$ | Chip Enable FALSE to High-Z |  | 8 | ns |  |
| tsLov | $\mathrm{t}_{\text {SA }}$ | Chip Select Access Time |  | 10 | ns |  |
| $\mathrm{t}_{\text {SHQX }}$ | ${ }_{\text {t }}$ | Chip Select Output Hold Time | 2 |  | ns |  |
| tsLax | ${ }_{\text {tsLz }}$ | Chip Select to Low-Z | 3 |  | ns |  |
| $\mathrm{t}_{\text {SHQZ }}$ | $\mathrm{t}_{\text {SHZ }}$ | Chip Select to High-Z |  | 4 | ns |  |
| $\mathrm{t}_{\text {GLQV }}$ | $\mathrm{t}_{\mathrm{GA}}$ | Output Enable Access Time |  | 10 | ns |  |
| $\mathrm{t}_{\text {GHax }}$ | $\mathrm{t}_{\mathrm{GOH}}$ | Output Enable Output Hold Time | 2 |  | ns |  |
| $\mathrm{t}_{\text {GLQX }}$ | $t_{\text {GLZ }}$ | Output Enable to Low-Z | 2 |  | ns |  |
| $\mathrm{t}_{\text {GHQZ }}$ | $\mathrm{t}_{\text {GHZ }}$ | Output Enable to High-Z |  | 5 | ns |  |

## WRITE MODE

TheMK4202 is in the Write mode whenever $\bar{W}$ is LOW provided Chip Select ( $\overline{\mathrm{S}}$ ) is LOW and a true Chip Enable pattern $\left(E_{0}-E_{3}\right)$ is applied ( $\bar{G}$ may be in either logic state). Addresses must be held valid throughout a write cycle, with either $\bar{W}$ or $\overline{\mathrm{S}}$ inactive HIGH during address transitions. W may fall with stable address, but must remain valid for $t_{w w h}$. Since the write begins with the concurrence of $\bar{W}$ and $\overline{\mathbf{S}}$, should $\bar{W}$ become active first, then
$\mathrm{t}_{\text {SLSH }}$ must be satisfied. Either $\overline{\mathbf{W}}$ or $\overline{\mathbf{S}}$ can terminate the write cycle, therefore $\mathrm{t}_{\text {DVWH }}$ or $\mathrm{t}_{\text {DVSH }}$ must be satisfied before the earlier rising edge, and $t_{\text {WHDX }}$ or $\mathrm{t}_{\text {SHDX }}$ after the earlier rising edge. If the outputs are active with $\bar{G}$ and $\bar{S}$ asserted LOW and with true Chip Enable, then $\bar{W}$ will return the outputs to high impedance within $\mathrm{t}_{\mathrm{W} \text { LHZ }}$ of its falling edge.

WRITE CYCLE TIMING
Electrical Characteristics and Recommended AC Operating Conditions
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(V_{C C}=5.0 \pm 10 \%\right)$

| $\begin{aligned} & \text { STD } \\ & \text { SYM } \end{aligned}$ | $\begin{aligned} & \text { ALT } \\ & \text { SYM } \end{aligned}$ | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {AvaV }}$ | $\mathrm{t}_{\mathrm{C}}$ | Cycle Time | 25 |  | ns |  |
| $t_{\text {AVWL }}$ | $t_{\text {AS }}$ | Address Set-up Time to $\bar{W}$ LOW | 0 |  | ns |  |
| ${ }^{\text {W }}$ WHAX | $t_{\text {AH }}$ | Address Hold Time from $\overline{\text { W }}$ HIGH | 0 |  | ns |  |
| ${ }^{\text {tavSL }}$ | $t_{A S}$ | Address Set-up Time to S LOW | 0 |  | ns |  |
| $t_{\text {SHAX }}$ | $t_{\text {AH }}$ | Address Hold Time from $\overline{\mathbf{S}}$ HIGH | 0 |  | ns |  |
| $t_{\text {EVWL }}$ | $t_{\text {ES }}$ | Chip Enable Set-up Time to $\overline{\mathbf{W}}$ LOW | 5 |  | ns |  |
| $t_{\text {WHEX }}$ | $\mathrm{t}_{\mathrm{EH}}$ | Chip Enable Hold Time from $\overline{\text { W }}$ HIGH | 0 |  | ns |  |
| $t_{\text {EVSL }}$ | $t_{\text {ES }}$ | Chip Enable Set-up Time to $\overline{\mathbf{S}}$ LOW | 5 |  | ns |  |
| $t_{\text {SHEX }}$ | $t_{E H}$ | Chip Enable Hold Time to S HIGH | 0 |  | ns |  |
| ${ }^{\text {WLWH }}$ | $\mathrm{t}_{\text {WW }}$ | Write Pulse Width | 15 |  | ns |  |
| $\mathrm{t}_{\text {SLSH }}$ | $\mathrm{t}_{\text {SW }}$ | Chip Select Pulse Width | 16 |  | ns |  |
| $\mathrm{t}_{\text {DVWH }}$ | $\mathrm{t}_{\mathrm{DS}}$ | Data Set-up Time to $\bar{W}$ HIGH | 10 |  | ns |  |
| ${ }^{\text {twhox }}$ | $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time from $\overline{\text { W HIGH }}$ | 0 |  | ns |  |
| $t_{\text {DVSH }}$ | $\mathrm{t}_{\mathrm{DS}}$ | Data Set-up Time to $\overline{\text { S }}$ HIGH | 10 |  | ns |  |
| ${ }^{\text {t }}$ SHDX | $t_{\text {DH }}$ | Data Hold Time from S HIGH | 0 |  | ns |  |
| $t_{\text {WLQz }}$ | $t_{\text {wz }}$ | Outputs Hi-Z from $\overline{\mathrm{W}}$ LOW |  | 8 | ns |  |
| $\mathrm{t}_{\text {WHOX }}$ | $t_{\text {WL }}$ | Outputs Low-Z from $\overline{\mathbf{W}}$ HIGH | 5 |  | ns |  |

## COMPARE MODE

The MK4202 is in the Compare mode whenever $\bar{W}$ and $\overline{\mathrm{G}}$ are HIGH provided a true Chip Enable pattern ( $\mathrm{E}_{0}-\mathrm{E}_{3}$ ) is applied. Chip Select $(\overline{\mathrm{S}}$ ) is regarded as a don't care since the user is not concerned with the data outputs, but only with the Compare ( $\mathrm{C}_{x}$ ) outputs. $\mathrm{M}_{\mathrm{x}}$ and $\mathrm{H}_{\mathrm{X}}$ must be HIGH, and CG active LOW to enable the Compare outputs for a valid compare hit or miss.

The 11 index address inputs ( $\mathrm{A}_{0}-\mathrm{A}_{10}$ ) define a unique location in the static RAM array. The data presented on the Data Inputs $\left(\mathrm{DQ}_{1}-\mathrm{DQ}_{19}\right.$ and $C D Q_{0}$ ) as Tag Data is compared to the internal RAM data as specified by the index. If all bits are equal (match) then a hit condition occurs
( $C_{x}=H I G H$ ). If at least one bit is not equal, then a miss occurs ( $C_{x}=$ LOW).

The Compare output will be valid $t_{\text {AVCV }}$ from stable address, or $t_{\text {Dvcv }}$ from valid tag data provided Chip Enable is true, and CGx is active LOW. Should the address be stable with valid tag data, and Chip Enable false, then compare access will be within $t_{\text {EvCV }}$ from true Chip Enable. When executing a write-tocompare cycle ( $\overline{\mathbf{W}}=$ LOW, and $\bar{G}=$ LOW or HIGH), $C_{X}$ will be valid $t_{\text {wHCV }}$ or $t_{G H C V}$ from the latter rising edge of $\bar{W}$ or $\mathcal{G}$ respectively. Finally, when gating the $\mathrm{C}_{\mathrm{x}}$ output in the compare mode with $\overline{\mathrm{CG}} \mathrm{G}_{\mathrm{x}}$, the compare output will be valid $\mathrm{t}_{\text {CGL-cv }}$ from the falling edge of $\overline{C G_{x}}$.

COMPARE CYCLE TIMING
Electrical Characteristics and Recommended AC Operating Conditions
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \pm 10 \%\right)$

| $\begin{aligned} & \hline \text { STD } \\ & \text { SYM } \end{aligned}$ | ALT <br> SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {AVCV }}$ | $\mathrm{t}_{\text {ACA }}$ | Address Compare Access Time |  | 20 | ns |  |
| $t_{\text {AxCx }}$ | $\mathrm{t}_{\mathrm{ACOH}}$ | Address Compare Output Hold Time | 5 |  | ns |  |
| $\mathrm{t}_{\mathrm{DVCV}}$ | $\mathrm{t}_{\text {DCA }}$ | Tag Data Compare Access Time |  | 16 | ns |  |
| $\mathrm{t}_{\mathrm{DXCX}}$ | $\mathrm{t}_{\mathrm{DCH}}$ | Tag Data Compare Hold Time | 2 |  | ns |  |
| $\mathrm{t}_{\text {WLCH }}$ | ${ }^{\text {W }}$ WCH | $\bar{W}$ LOW to Compare HIGH |  | 10 | ns |  |
| $t_{\text {WHCX }}$ | $\mathrm{t}_{\text {WCOH }}$ | $\overline{\text { W Compare Ò } u t p u t ~ H o l d ~ T i m e ~}$ | 3 |  | ns |  |
| $t_{\text {WLCX }}$ | $t_{\text {WCLZ }}$ | $\overline{\text { W }}$ to Compare Low-Z | 3 |  | ns |  |
| $t_{\text {whCV }}$ | $\mathrm{t}_{\text {WCV }}$ | $\bar{W}$ to Compare Valid |  | 8 | ns |  |
| $\mathrm{t}_{\text {GLCH }}$ | $\mathrm{t}_{\mathrm{GCH}}$ | $\overline{\mathrm{G}}$ LOW to Compare HIGH |  | 10 | ns |  |
| $\mathrm{t}_{\text {GHCX }}$ | $\mathrm{t}_{\text {CGOH }}$ | $\overline{\mathrm{G}}$ Compare Output Hold Time | 3 |  | ns |  |
| $t_{\text {GLCX }}$ | $\mathrm{t}_{\text {GCLZ }}$ | $\overline{\mathbf{G}}$ to Compare Low-Z | 3 |  | ns |  |
| $\mathrm{t}_{\mathrm{GHCV}}$ | $\mathrm{t}_{\mathrm{GCV}}$ | $\overline{\mathrm{G}}$ to Compare Valid |  | 8 | ns |  |
| $\mathrm{t}_{\mathrm{EVCV}}$ | $t_{\text {ECA }}$ | E True to Compare Access Time |  | 20 | ns |  |
| $\mathrm{t}_{\text {EXCX }}$ | $\mathrm{t}_{\mathrm{ECOH}}$ | E False Compare Hold Time | 4 |  | ns |  |
| $\mathrm{t}_{\mathrm{EVCx}}$ | $\mathrm{t}_{\text {ECLz }}$ | E True to Compare Low-Z | 4 |  | ns |  |
| $\mathrm{t}_{\text {EXCZ }}$ | $\mathrm{t}_{\text {ECHZ }}$ | E False to Compare High-Z |  | 8 | ns |  |
| $\mathrm{t}_{\text {cGL-cv }}$ | $\mathrm{t}_{\text {cGA }}$ | $\overline{\mathrm{C}} \mathrm{G}_{\mathrm{X}}$ to Compare Access Time |  | 8 | ns |  |
| ${ }_{\text {t }}$ CGH-CX | $\mathrm{t}_{\mathrm{CGOH}}$ | $\overline{\mathrm{CG}} \mathrm{X}_{\mathrm{x}}$ Compare Hold Time | 2 |  | ns |  |
| $\mathrm{t}_{\text {cGL-Cx }}$ | $\mathrm{t}_{\text {cGLz }}$ | $\overline{C G_{X}}$ LOW to Compare Low-Z | 2 |  | ns |  |
| $\mathrm{t}_{\text {CGH-Cz }}$ | $\mathrm{t}_{\mathrm{CGHz}}$ | $\overline{\text { CG }}$ ¢ HIGH to Compare High-Z |  | 8 | ns |  |

NOTE: $E=$ Enable Inputs ( $E_{0}-E_{3}$ ).

## RESET MODE

The MK4202 allows an asynchronous reset whenever RS is LOW regardless of the logic state on the other input pins. Reset clears all internal RAM bits in $\mathrm{CDQ}_{0}$ (2048 bits) to a logic zero. This output can be used as a valid tag bit to ensure a valid compare miss or hit condition. It should be noted that a valid write cycle is not allowed during a reset
$\operatorname{cycle}(\bar{W}=$ LOW, $\overline{\mathrm{S}}=$ LOW, $\overline{\mathrm{RS}}=$ LOW, and Chip Enable is true). The state of the data outputs is determined by the input control logic pins: Chip Enable, $\overline{\mathbf{S}}, \overline{\mathrm{G}}$, and $\overline{\mathrm{W}}$ (see truth table). Should a reset occur during a valid compare cycle, and the $\mathrm{CDQ}_{0}$ valid tag bit is set to a logic (1), then $C_{X}$ will go LOW at $\mathrm{t}_{\text {RSL-CL }}$ from the falling edge of $\overline{\mathrm{RS}}$.

RESET CYCLE TIMING
Electrical Characteristics and Recommended AC Operating Conditions
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \pm 10 \%\right)$

| STD <br> SYM | ALT <br> SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| $t_{\text {RLSL-AV }}$ | $t_{\text {RSC }}$ | Reset Cycle Time | 25 |  | ns |  |
| $\mathrm{t}_{\text {RSL-RSH }}$ | $\mathrm{t}_{\text {RSW }}$ | Reset Pulse Width | 25 |  | ns |  |
| $\mathrm{t}_{\text {RSL-CL }}$ | $\mathrm{t}_{\text {RSCL }}$ | $\overline{\text { RS LOW to Compare Output LOW }}$ |  | 25 | ns |  |
| $\mathrm{t}_{\text {RSH-AV }}$ | $\mathrm{t}_{\text {RSR }}$ | Address Recovery Time | 0 |  | ns |  |
| $\mathrm{t}_{\text {RSH-EV }}$ | $\mathrm{t}_{\text {RSR }}$ | Chip Enable Recovery Time | 0 |  | ns |  |

FORCE HIT AND FORCE MISS

The MK4202 can force either a miss or hit condition on the $\mathrm{C}_{\mathrm{x}}$ output by asserting $\overline{\mathrm{M}_{\mathrm{x}}}$ or $\overline{\mathrm{H}_{\mathrm{x}}}$ LOW. A Force Miss overrides a Force Hit condition and is not dependent upon Compare Output Enable ( $\mathbf{C G} \mathbf{G}_{x}$ ) (see truth table). The $\mathrm{C}_{\mathrm{x}}$ output will go HIGH
within $t_{H L C H}$ from the falling edge of $\overline{H_{X}}$, or $C_{X}$ will go LOW within $\mathrm{t}_{\text {MLCL }}$ from the falling edge of $\overline{M_{X}}$. All $\overline{M_{x}}$ and $\overline{H_{x}}$ inputs must be HIGH during a valid compare cycle.

## FORCE HIT OR MISS CYCLE TIMING

Electrical Characteristics and Recommended AC Operating Conditions $\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \pm 10 \%\right)$

| $\begin{aligned} & \text { STD } \\ & \text { SYM } \end{aligned}$ | $\begin{aligned} & \text { ALT } \\ & \text { SYM } \end{aligned}$ | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {HLCH }}$ | $\mathrm{t}_{\mathrm{HA}}$ | $\overline{H_{\mathrm{x}}}$ to Force Hit Access Time |  | 8 | ns |  |
| $\mathrm{t}_{\mathrm{HHCZ}}$ | $\mathrm{t}_{\mathrm{HHZ}}$ | $\overline{H_{x}}$ to Compare High-Z |  | 5 | ns |  |
| $\mathrm{t}_{\text {HL-CGX }}$ | $t_{\text {HS }}$ | Force Hit to $\overline{C G_{x}}$ Don't Care | 2 |  | ns |  |
| $\mathrm{t}_{\text {HH-CGH }}$ | $t_{\text {HR }}$ | Force Hit to $\overline{C G_{X}}$ Recognized | 2 |  | ns |  |
| $\mathrm{t}_{\text {MLCL }}$ | $t_{\text {MA }}$ | $\overline{M_{X}}$ to Force Miss Access Time |  | 8 | ns |  |
| $\mathrm{t}_{\text {MHCZ }}$ | $\mathrm{t}_{\mathrm{MHZ}}$ | $\overline{M_{X}}$ to Compare to High-Z |  | 5 | ns |  |
| $\mathrm{t}_{\text {ML-CGX }}$ | $t_{\text {Ms }}$ | Force Miss to $\overline{C G_{x}}$ Don't Care |  | 2 | ns |  |
| $\mathrm{t}_{\text {MH-CGH }}$ | $t_{\text {MR }}$ | Force Miss to $\overline{C G_{x}}$ Recognized | 2 |  | ns |  |
| $\mathrm{t}_{\text {MLHX }}$ | $\mathrm{t}_{\text {MHS }}$ | Force Miss to $\overline{\mathrm{H}_{\mathrm{x}}}$ Don't Care | 2 |  | ns |  |
| $\mathrm{t}_{\text {MHHH }}$ | $\mathrm{t}_{\text {MHR }}$ | Force Miss To $\overline{\mathrm{H}_{\mathrm{X}}}$ Recognized | 2 |  | ns |  |

FIGURE 5. W WRITE CYCLE


FIGURE 6. S WRITE CYCLE


FIGURE 7. READ CYCLE


FIGURE 8. ADDRESS READ CYCLE


FIGURE 9. CHIP ENABLE READ CYCLE


FIGURE 10. CHIP SELECT READ CYCLE


FIGURE 11. OUTPUT ENABLE READ CYCLE


FIGURE 12. FORCE HIT AND FORCE MISS


FIGURE 13. SUMMARY COMPARE CYCLE

note:
$\bar{W}$ and $\bar{G}$ are both assumed to be HIGH.
$\overline{H_{X}}$ and $\overline{M_{X}}$ are both assumed to be HIGH.

FIGURE 14. COMPARE CYCLE


NOTE:
$\bar{W}$ and $\overline{\mathrm{G}}$ are both HIGH, $\overline{\mathrm{CG}_{X}}$ is LOW, and a true Chip Enable pattern is
present. $\bar{H}_{X}$ and $\overline{M_{X}}$ are both assumed to be HIGH.

FIGURE 15. LATE WRITE - HIT CYCLE

note:
$\overline{\mathrm{G}}$ is HIGH and a Valid Address is present. $\overline{\mathrm{H}_{\mathrm{X}}}$ and $\overline{\mathrm{M}_{\mathrm{X}}}$ are both assumed
to be HIGH.
FIGURE 16. COMPARE - WRITE HIT - COMPARE CYCLE


NOTE:
$\overline{\mathrm{G}}$ is HIGH and a Valid Address is present. $\overline{\mathrm{H}_{X}}$ and $\overline{M_{X}}$ are both assumed to be HIGH, with $\overline{C G_{X}}$ LOW.

FIGURE 17. LATE READ - HIT CYCLE


NOTE:
$\bar{W}$ is HIGH and a Valid Address is present. $\overline{\mathrm{HX}_{\mathrm{X}}}$ and $\overline{\mathrm{MX}_{\mathrm{X}}}$ are both assumed to be HIGH.

FIGURE 18. COMPARE - READ HIT - COMPARE CYCLE


NOTE:
$\bar{W}$ is HIGH and a Valid Address is present. $\overline{H_{X}}$ and $\overline{M_{X}}$ are both assumed
to be HIGH, with $\overline{C G_{X}}$ LOW.

FIGURE 19. EARLY WRITE - HIT CYCLE


NOTE:
$\overline{\mathrm{G}}$ is HIGH and a Valid Address is present, with $\left(E_{0}-E_{3}\right) \div$ True. $\overline{\mathrm{H}_{X}}$ and $\overline{M_{X}}$ are both assumed to be HIGH.

FIGURE 20. EARLY READ - HIT CYCLE


## NOTE:

$\bar{W}$ is HIGH and a Valid Address is present, with $\left(E_{0}-E_{3}\right)=\operatorname{True} . \overline{H_{X}}$ and $\overline{M_{X}}$ are both assumed to be HIGH.

FIGURE 21. RESET CYCLE


FIGURE 22. VALID COMPARE - RESET


NOTE: $\mathrm{CDQ}_{0}$ is presumed to be HIGH.

## ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to $\mathrm{V}_{\mathrm{SS}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 to 7.0 volts Ambient Operating Temperature $\left(T_{A}\right)$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to $70^{\circ} \mathrm{C}$
Ambient Temperature under Bias. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Ambient Storage Temperature (Plastic) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Total Device Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.5 Watts
RMS Output Current per Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25mA
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED DC OPERATING CONDITIONS

( $T_{A}=0$ to $70^{\circ} \mathrm{C}$ )

|  |  | LIMITS |  |  |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| SYM | PARAMETER | MIN | TYP | MAX | UNITS | NOTE |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |  |
| $\mathrm{~V}_{\mathrm{SS}}$ | Supply Voltage | 0 | 0 | 0 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Logic 1 Input | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | V | 5 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Input | -0.3 |  | 0.8 | V | 5 |

NOTE: All voltages referenced to $V_{S S}$.
DC ELECTRICAL CHARACTERISTICS
( $T_{A}=0$ to $70^{\circ} \mathrm{C}, V_{C C}= \pm 10 \%$ )

| SYM | PARAMETER | LIMITS |  |  | UNITS | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Average Power Supply Current |  |  | 225 | mA | 1 |
| $I_{\text {CCA }}$ | Active Power Supply Current ( $\mathrm{f}=0$ ) |  |  | 150 | mA | 1 |
| $I_{\text {CCD }}$ | Dynamic Power Supply Current per MHz |  |  | 1.2 | $\mathrm{mA} / \mathrm{MHz}$ | 1 |
| $\mathrm{I}_{\text {SB1 }}$ | TTL Standby Current |  |  | 70 | mA | 1 |
|  | Input Leakage Current | -1 |  | +1 | $\mu \mathrm{A}$ | 2 |
| $\mathrm{l}_{\mathrm{OL}}$ | Output Leakage Current | -10 |  | +10 | $\mu \mathrm{A}$ | 3 |
| $\mathrm{V}_{\mathrm{OH}}$ | Logic 1 Output Voltage ( $\mathrm{l}_{\text {OUt }}=-4 \mathrm{~mA}$ ) | 2.4 |  |  | V | 4 |
| $\mathrm{V}_{\mathrm{OL}}$ | Logic 0 Output Voltage ( $\mathrm{l}_{\text {Out }}=8 \mathrm{~mA}$ ) |  |  | 0.4 | V | 4 |

NOTES

1. Measured with outputs open. $\mathrm{V}_{\mathrm{CC}}$ max.
2. All voltages referenced to $\mathrm{V}_{\mathrm{SSQ}}$.
3. Measured with $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$.
4. Measured at $\mathrm{CDQ}_{0}, \mathrm{DQ}_{1}-\mathrm{DQ}_{19}, \mathrm{C}_{0}$ and $\mathrm{C}_{1}$.

## CAPACITANCE

$\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| SYM | PARAMETER | LIMITS |  |  | NOTE |
| :---: | :--- | :---: | :---: | :---: | :---: |
|  | TYP | MAX | UNITS |  |  |
| $\mathrm{C}_{1}$ | Input Capacitance | 4 | 4 | pf | 1 |
| $\mathrm{C}_{\mathrm{O}}$ | Output Capacitance | 8 | 10 | pf | 1,2 |

## NOTES

1. Sampled, not $100 \%$ tested. Measured at 1 MHz .
2. Measured at all data I/O's, CO and C 1 .

## AC TEST CONDITIONS

| Input Levels | 0 to 3 Volts |
| :---: | :---: |
| Transition Times | 5 ns |
| Input and Output Reference Levels | 1.5 Volts |
| Ambient Temperature | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
|  |  |

## FIGURE 23. EQUIVALENT OUTPUUT LOAD CIRCUIT



- INCLUDES SCOPE AND TEST JIG.


## ORDERING INFORMATION

| PART NUMBER | ACCESS TIME | CYCLE TIME | PACKAGE TYPE | TEMPERATURE |
| :---: | :---: | :---: | :---: | :---: |
| MK4202(Q)-20 | 20 ns | 25 ns | 68 pin PLCC | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

TAGRAM is a trademark of SGS-THOMSON Microelectronics, Inc.

## FI SGS-THOMSON <br> 以HCROELECTRONICS <br> MK48H74(N,P,E)-35/45/55

## $64 \mathrm{~K}\left(8 \mathrm{~K} \times 8\right.$-BIT) CMOS TAGRAM ${ }^{\mathrm{mm}}$

ADVANCED DATA

- $8 \mathrm{~K} \times 8$ CMOS SRAM WITH ONBOARD 8-BIT COMPARATOR
- ADDRESS TO COMPARE ACCESS 35/45/55ns
- FAST CHIP SELECT TO COMPARE ACCESS 20/25/30ns
- MATCH OUTPUT (OPEN DRAIN) WITH FAST TAG DATA TO COMPARE ACCESS OF 25/30/35ns (MAX.)
- STATIC OPERATION - NO CLOCKS OR TIMING STROBES REQUIRED
- ALL INPUTS AND OUTPUTS ARE FULLY TTL COMPATIBLE
- FULL CMOS FOR LOW POWER OPERATION
- FLASH CLEAR FUNCTION
- THREE-STATE OUTPUT
- STANDARD 28-PIN PACKAGE IN 600 MIL DIP AND 32-PIN LCC
- HIGH SPEED ASYNCHRONOUS RAM CLEAR (CYCLE TIME $=2 \times \mathrm{t}_{\text {AVAV }}$ )
PIN NAMES
$A_{0}-A_{12}$
$D Q_{0}-D Q_{7}$
$\frac{\mathbf{S}}{\mathbf{W}}$
$\frac{\mathbf{W}}{\mathbf{G}}$
$\mathrm{V}_{\mathrm{cc}}$
$\mathrm{V}_{s \mathrm{~s}}$
$\frac{V_{\text {ss }}}{\text { RS }}$
MATCH
- Address Inputs
- Data Input/Output
- Chip Select
- Write Enable
- Output Enable
- +5V
- Ground

Reset Flash Clear Match Output


N
DIP-28
(Plastic Package)

FIGURE 1. PIN CONNECTIONS


MK48H74 TRUTH TABLE

| $\overline{\mathbf{W}}$ | $\overline{\mathbf{S}}$ | $\overline{\mathbf{G}}$ | $\overline{\mathbf{R S}}$ | MODE | DQ | MATCH |
| :---: | :---: | :---: | :---: | :--- | :--- | :--- |
| $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ | L | Reset Clear |  | High |
| $\mathbf{X}$ | H | $\mathbf{X}$ | H | Deselect | High-Z | High |
| H | L | H | H | Miss-NOmatch | DIN | Low |
| H | L | H | H | Match | IIN $^{\text {High }}$ |  |
| H | L | L | H | Read | Q OUT | High |
| L | L | X | H | Write | D $_{\text {IN }}$ | High |

## DESCRIPTION

The MK48H74 is a 65,636 -bit fast static cache TAGRAM organized as $8 \mathrm{~K} \times 8$ bits. It is fabricated using SGS-THOMSON's low power, high performance, CMOS technology. The MK48H74 features fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. The device requires a single $+5 \mathrm{~V} \pm 10$ percent supply, and is fully TTL compatible.
The MK48H74 has a fast Chip Select control for high speed operation to Match Compare valid, and device select/deselect operations. Additionally, the MK48H74 provides a Reset Clear, and Match compare pin. The Reset Clear input provides an asynchronous RAM clear control which clears all internal RAM bits to zero in only two cycles. The MATCH output features an open-drain for wired OR operation. During a match compare cycle, an on-board 8 -bit comparator compares the Data Inputs (8-bit TAG) at the specified address index ( $\mathrm{A}_{0}-\mathrm{A}_{12}$ ) to the internal RAM data. If a match exists, the MATCH output issues a HIGH match valid signal. If a miss condition exists, where at least one bit of TAG data does not match the internal RAM, then the MATCH output issues a LOW miss signal.

## OPERATIONS

## READ MODE

The MK48H74 is in the read mode whenever Write Enable ( $\overline{\mathrm{W}}$ ) is HIGH with Output Enable ( $\overline{\mathrm{G}}$ ) LOW, and Chip Select ( $\overline{\mathrm{S}}$ ) is active. This provides access to data from eight of 65,536 locations in the static memory array. The unique address specified by the 13 Address Inputs defines which one of the 8192 8 -bit bytes is to be accessed.

Valid data will be available at the eight Output pins within $\mathrm{t}_{\text {Avov }}$ after the last stable address, providing $\overline{\mathrm{G}}$ is LOW, and $\overline{\mathbf{S}}$ is LOW. If Chip Select or Output Enable access times are not met, data access will be measured from the limiting parameter ( $\mathrm{t}_{\text {SLQV }}$ or $\left.t_{G L Q V}\right)$ rather than the address. The state of the $D Q$ pins is controlled by the $\overline{\mathbf{S}}, \overline{\mathrm{G}}$, and $\overline{\mathrm{W}}$ control signals. Data out may be indeterminate at $t_{\text {sLQx }}$ and $t_{\text {GLQX }}$, but data lines will always be valid at $t_{\text {AVQV }}$.

READ CYCLE TIMING
AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \pm 10 \%\right)$

| SYMBOLS |  | PARAMETER | 48H74-35 |  | 48H74-45 |  | 48H74-55 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALT. | STD. |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $t_{\text {RC }}$ | $\mathrm{t}_{\text {AVAV }}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | ns |  |
| $t_{A A}$ | $t_{\text {aVQV }}$ | Address Access Time |  | 35 |  | 45 |  | 55 | ns | 1 |
| $t_{\text {CSA }}$ | $\mathrm{t}_{\text {SLQV }}$ | Chip Select Access Time |  | 20 |  | 25 |  | 30 | ns |  |
| toea | $\mathrm{t}_{\text {GLQV }}$ | Output Enable Access Time |  | 20 |  | 25 |  | 30 | ns | 1 |
| $\mathrm{t}_{\mathrm{CSL}}$ | $\mathrm{t}_{\text {SLQX }}$ | Chip Select to Output Low-Z | 5 |  | 5 |  | 5 |  | ns |  |
| $\mathrm{t}_{\text {Oel }}$ | $\mathrm{t}_{\text {GLQX }}$ | Output Enable to Low-Z | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {csz }}$ | $\mathrm{t}_{\text {SHQZ }}$ | Chip Select to High-Z |  | 15 |  | 20 |  | 25 | ns |  |
| $\mathrm{t}_{\text {OEZ }}$ | $\mathrm{t}_{\text {GHOZ }}$ | Output Enable to High-Z |  | 15 |  | 20 |  | 25 | ns | 2 |
| $\mathrm{t}_{\mathrm{OH}}$ | $t_{\text {AXAX }}$ | Output Hold From Address Change | 3 |  | 3 |  | 3 |  | ns | 1 |

FIGURE 2. READ TIMING NO. 1 (ADDRESS ACCESS)


NOTE: Chip Select and Output Enable are presumed valid, $\bar{W}=V_{I H}$.

FIGURE 3. READ TIMING NO. $2\left(\overline{\mathbf{W}}=\mathbf{V}_{\mathbf{H}}\right)$


## WRITE MODE

The MK48H74 is in the Write mode whenever the $\bar{W}$ and $\overline{\mathrm{S}}$ pins are LOW. Chip Select or $\bar{W}$ must be inactive during Address transitions. The Write begins with the concurrence of Chip Select being active with $\bar{W}$ LOW. Therefore address setup times are referenced to Write Enable and Chip Select as $t_{A V W L}$ and $t_{A V S L}$, and is determined to the latter occurring edge. The Write cycle can be terminated by the earlier rising edge of $\overline{\mathrm{S}}$ or $\overline{\mathrm{W}}$.

If the Output is enabled ( $\overline{\mathbf{S}}=\mathrm{LOW}, \overline{\mathrm{G}}=\mathrm{LOW}$ ), then $\bar{W}$ will return the outputs to high impedance within $t_{\text {WLOZ }}$ of its falling edge. Care must be taken to avoid bus contention in this type of operation. Datain must be valid for $t_{\text {DVWH }}$ to the rising edge of Write Enable, or to the rising edge of S, whichever occurs first, and remain valid $\mathrm{t}_{\mathrm{WHDX}}$ after the rising edge of $\bar{S}$ or $\bar{W}$.

WRITE CYCLE TIMING
AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \pm 10 \%\right)$

| SYMBOLS |  | PARAMETER | 48H74-35 |  | 48H74-45 |  | 48H74-55 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALT. | STD. |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $\mathrm{t}_{\text {Wc }}$ | $\mathrm{t}_{\text {AVAV }}$ | Write Cycle Time | 35 |  | 45 |  | 55 |  | ns |  |
| $t_{\text {AS }}$ | $t_{\text {AVWL }}$ | Address Set-up Time to Write Enable Low | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {AS }}$ | $\mathrm{t}_{\text {AVSL }}$ | Address Set-up Time to Chip Select | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{AW}}$ | $\mathrm{t}_{\text {AVWH }}$ | Address Valid to End of Write | 25 |  | 35 |  | 45 |  | ns |  |
| $\mathrm{t}_{\text {WEW }}$ | $\mathrm{t}_{\text {WLWH }}$ | Write Pulse Width | 25 |  | 35 |  | 45 |  | ns |  |
| $t_{\text {AH }}$ | $\mathrm{t}_{\text {Whax }}$ | Address Hold Time after End of Write | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{CSW}}$ | $\mathrm{t}_{\text {SLSH }}$ | Chip Select to End of Write | 25 |  | 35 |  | 45 |  | ns |  |
| ${ }^{\text {twR }}$ | $\mathrm{t}_{\text {SHAX }}$ | Write Recovery Time to Chip Deselect | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {DW }}$ | $\mathrm{t}_{\text {DVWH }}$ | Data Valid to End of Write | 25 |  | 30 |  | 30 |  | ns |  |
| $t_{\text {DH }}$ | $t_{\text {WHDX }}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {WEL }}$ | ${ }^{\text {twhax }}$ | Write High to Output Low-Z (Active) | 0 |  | 0 |  | 0 |  | ns | 2 |
| $\mathrm{t}_{\text {WEZ }}$ | $\mathrm{t}_{\text {wLoz }}$ | Write Enable to Output High-Z |  | 15 |  | 20 |  | 25 | ns | 2 |

FIGURE 4. WRITING TIMING NO. 1 (产 CONTROL)


FIGURE 5. WRITING TIMING NO. 2 (S CONTROL)


## COMPARE MODE

The MK48H74 is in the Compare mode whenever W and $\bar{G}$ are HIGH provided Chip Select ( $\overline{\mathbf{S}}$ ) is active LOW. The 13 index address inputs ( $A_{0}-A_{12}$ ) define a unique location in the static RAM array. The data presented on the Data Inputs $\left(\mathrm{DQ}_{0}-D Q_{7}\right)$ as Tag Data is compared to the internal RAM data as specified by the index. If all bits are equal (match) then a hit condition occurs (MATCH = HIGH). When at least one bit is not equal, then MATCH will go LOW signifying a miss condition.

The MATCH output will be valid $\mathrm{t}_{\text {AVMv }}$ from stable address, or $t_{\text {tVMv }}$ from valid Tag Data when $\overline{\mathrm{S}}$ is LOW. Should the address be stable with valid Tag Data, and the device is deselected ( $\overline{\mathbf{S}}=\mathrm{HIGH}$ ), then MATCH will be valid $\mathrm{t}_{\text {SLMV }}$ from the falling edge of Chip Select ( $\overline{\mathrm{S}})$. When executing a write-to-compare cycle ( $\overline{\mathbf{W}}=$ LOW, and $\overline{\mathrm{G}}=$ LOW or HIGH), MATCH will be valid $\mathrm{t}_{\text {whmv }}$ or $\mathrm{t}_{\text {GHMv }}$ from the latter rising edge of $\bar{W}$ or $\mathcal{G}$ respectively.

## MATCH COMPARE CYCLE TIMING

AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \pm 10 \%\right)$

| SYMBOLS |  | PARAMETER | 48H74-35 |  | 48H74-45 |  | 48H74-55 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALT | STD |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $\mathrm{t}_{\text {AMA }}$ | $t_{\text {AVMV }}$ | Address to MATCH Valid | - | 35 | - | 45 | - | 55 | ns | 2,3 |
| $t_{\text {CSM }}$ | ${ }^{\text {SLMV }}$ | Chip Select to MATCH Valid | - | 20 | - | 25 | - | 30 | ns | 2,3 |
| $\mathrm{t}_{\text {CSMH }}$ | $\mathrm{t}_{\text {SHMH }}$ | Chip Deselect to MATCH High | - | 20 | - | 25 | - | 30 | ns | 2,3 |
| $t_{\text {DMA }}$ | $\mathrm{t}_{\text {TVMV }}$ | Tag Data to MATCH Valid | - | 25 | - | 30 | - | 35 | ns | 2,3 |
| $\mathrm{t}_{\text {OEM }}$ | $\mathrm{t}_{\text {GHMV }}$ | $\overline{\mathrm{G}}$ High to MATCH Valid | - | 25 | - | 35 | - | 45 | ns | 3 |
| $\mathrm{t}_{\text {OEM }}$ | $\mathrm{t}_{\text {GLMH }}$ | $\overline{\mathrm{G}}$ Low to MATCH High | - | 25 | - | 35 | - | 45 | ns | 3 |
| ${ }^{\text {twem }}$ | $\mathrm{t}_{\text {Whmv }}$ | $\overline{\text { W }}$ High to MATCH Valid | - | 25 | - | 35 | - | 45 | ns | 3 |
| $\mathrm{t}_{\text {WEMH }}$ | $t_{\text {WLMH }}$ | $\overline{\text { W Low to MATCH High }}$ | - | 25 | - | 35 | - | 45 | ns | 3 |
| $\mathrm{t}_{\text {MHA }}$ | $\mathrm{t}_{\text {AHMV }}$ | MATCH Hold From Address | 5 | - | 5 | - | 5 | - | ns | 3 |
| $\mathrm{t}_{\text {MHD }}$ | $t_{\text {DHMV }}$ | MATCH Hold From Tag Data | 5 | - | 5 | - | 5 | - | ns | 3 |

## RESET MODE

The MK48H74 allows an asynchronous reset clear whenever $\overline{\mathrm{RS}}$ is LOW regardless of the logic state on the other input pins. Reset clears all internal RAM bits ( 65536 bits) to a logic zero as long as
$t_{\text {RSL-RSH }}$ is satisfied. The state of the outputs is determined by the control logic input pins $\overline{\mathbf{S}}, \overline{\mathrm{W}}$, and $\bar{G}$ during reset (see truth table). The MATCH output will go HIGH $\mathrm{t}_{\text {RSL-MH }}$ from the falling edge of RS, and all inputs will not be recognized until $t_{\text {RSH-AV }}$ from the rising edge of reset (RS).

## RESET CLEAR CYCLE TIMING

AC ELECTRICAL CHARACTERISTICS
$\left(O^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%\right)$

| SYMBOLS |  | PARAMETER | -35 |  | -45 |  | -55 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALT | STD |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{t}_{\text {RSC }}$ | Flash Clear Cycle Time | 70 |  | 90 |  | 110 |  | ns |  |
| $\mathrm{t}_{\text {RSX }}$ | $\mathrm{t}_{\text {RSL-AX }}$ | Reset Clear ( $\overline{\mathrm{RS}}$ ) to Inputs Don't Care | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {RSV }}$ | $\mathrm{t}_{\text {RSH-AV }}$ | $\overline{\mathrm{RS}}$ to Inputs Valid | 5 |  | 10 |  | 10 |  | ns |  |
| $t_{\text {RSP }}$ | $t_{\text {RSL-RSH }}$ | Reset ( $\overline{\mathrm{RS}}$ ) Pulse Width | 65 |  | 85 |  | 100 |  | ns |  |
| $\mathrm{t}_{\text {RSM }}$ | $\mathrm{t}_{\text {RSL-MH }}$ | Reset ( $\overline{\text { RS }}$ ) to MATCH High |  | 25 |  | 35 |  | 45 | ns |  |

FIGURE 6. MATCH COMPARE TIMING


## APPLICATION

The MK48H74 operates from a 5.0 volt supply. It is compatible with all standard TTL families on all inputs and outputs. The device should share a solid ground plane with any other devices interfaced with it, particularly TTL devices. A pull-up resistor is also recommended for the $\overline{\mathrm{RS}}$ input. This will ensure that any low going system noise, coupled onto the input, does not drive $\overline{R S}$ below $V_{I H}$ minimum specifications. This will enhance proper device operation, and avoid possible partial flash clear cycles. Additionally, because the outputs can drive rail-to-rail into high impedance loads, the MK48H74 can also interface to 5 volt CMOS on all inputs and outputs.

The MK48H74 provides the system designer with 64K fast static memory, a MATCH output, and a BYTEWYDE ${ }^{\text {m }}$ on-board comparator - all in one chip. The MK48H74 compares contents of addressed RAM locations to the current data inputs. A logic one (1) output on the MATCH pin indicates that the input data and the RAM contents match. Conversely, a logic zero (0) on the MATCH pin indicates at least one bit difference between the RAM contents and input TAG data generating a miss. The MATCH output is constructed with an open drain arrangement. This provides easy wired-OR implementation when generating a composite MATCH signal.

In a cache subsystem, the MATCH signal provides the processor or CPU with the necessary information concerning wait state conditions. The purpose of a cache subsystem is to maintain a duplicate copy of a portion of the main memory. When a valid match occurs, the system processor uses data from the fast cache memory, and avoids longer cycles to the main memory. Therefore, implementing cache subsystems with the MK48H74, and providing good hit or match ratio designs will enhance overall system performance.

Because high frequency current transients will be associated with the operation of the MK48H74, power lines inductance must be minimized on the circuit board power distribution network. Power and ground trace gridding or separate power planes can be employed to reduce line inductance. Though often times not thought of as such, the traces on a memory board are basically unterminated, low impedance transmission lines. As such they are subject to signal reflections manifested as noise, undershoots and excessive ringing. Series termination in close proximity to the TTL drivers can improve driver/signal path impedance matching. While experimentation most often proves to be the only practical approach to selection of series resistors, values in the range of 10 to 33 ohms often prove most suitable.

FIGURE 7. RESET TIMING



#### Abstract

ABSOLUTE MAXIMUM RATINGS Voltage on any pin relative to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.0 V to +7.0 V Ambient Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ Ambient Storage Temperature (Plastic) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Ambient Storage Temperature (Ceramic) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Total Device Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Watt Output Current per Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.


RECOMMENDED DC OPERATING CONDITIONS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V | 4 |
| $\mathrm{~V}_{\text {SS }}$ | Supply Voltage | 0 | 0 | 0 | V | 4 |
| $\mathrm{~V}_{\mathrm{IH}}$ | Logic 1 Voltage, All Inputs | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | V | 4 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Voltage, All Inputs | -0.3 |  | 0.8 | V | 4 |

DC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Average Power Supply Current $\mathrm{f}=\mathrm{min}$ cycle |  | 125 | mA | 5 |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Average Power Supply Current $\mathrm{f}=0$ |  | 60 | mA | 6 |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Current (Any Input Pin) | -1 | +1 | $\mu \mathrm{~A}$ | 7 |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Leakage Current (Any Q Output Pin) | -10 | +10 | $\mu \mathrm{~A}$ | 8 |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output Logic 1 Voltage $\left(\mathrm{I}_{\mathrm{OUT}}=-4 \mathrm{~mA}\right)$ | 2.4 |  | V | 4 |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Logic 0 Voltage $\left(\mathrm{I}_{\mathrm{OUT}}=+8 \mathrm{~mA}\right)$ |  | 0.4 | V | 4 |
| $\mathrm{~V}_{\mathrm{OL}}$ | Match Output Logic 0 Voltage $\left(\mathrm{I}_{\mathrm{OUT}}=18 \mathrm{~mA}\right)$ |  | 0.4 | V | 4 |

## CAPACITANCE

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYM | PARAMETER | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{1}$ | Capacitance on input pins | 4 | 5 | pF | 9 |
| $\mathrm{C}_{2}$ | Capacitance on DQ pins | 8 | 10 | pF | 9 |

## NOTES

1. Measured with load shown in Figure 8(A).
2. Measured with load shown in Figure 8(B).
3. Measured with load shown in Figure 8(C).
4. All voltages referenced to GND.
5. ${ }^{C C} 1$. is measured as the average $A C$ current with $V_{C C}$ $=V_{C C}(\max )$ and with the outputs open circuit. $t_{\text {AVAV }}$ $=t_{\text {AVAV }}(\mathrm{min})$ duty cycle $100 \%$.
6. ICC2 is measured with outputs open circuit.
7. Input leakage current specifications are valid for all $V_{I N}$ such that $0 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{CC}}$. Measured at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}}$ (max).
8. Output leakage current specifications are valid for all $V_{\text {OUT }}$ such that $0 \mathrm{~V}<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\mathrm{CC}}, \bar{S}=\mathrm{V}_{\mathrm{IH}}$, and $\mathrm{V}_{\mathrm{CC}}$ in valid operating range.
9. Capacitances are sampled and not $100 \%$ tested.

## AC TEST CONDITIONS

Input Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND to 3.0 V
Transition Times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 ns
Input and Output Signal Timing Reference Level . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 V
Ambient Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ $\mathrm{V}_{\mathrm{CC}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $5.0 \mathrm{~V} \pm 10$ percent

FIGURE 8. OUTPUT LOAD CIRCUITS

(C)

ORDERING INFORMATION

| PART NUMBER | ACCESS TIME | PACKAGE TYPE | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- |
| MK48H74N-35 | 35 ns | 28 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK48H74N-45 | 45 ns | 28 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK48H74N-55 | 55 ns | 28 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK48H74P-35 | 35 ns | 28 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK48H74P-45 | 45 ns | 28 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK48H74P-55 | 55 ns | 28 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK48H74E-35 | 35 ns | 32 pin LCC | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK48H74E-45 | 45 ns | 32 pin LCC | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK48H74E-55 | 55 ns | 32 pin LCC | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |



TAGRAM is a trademark of SGS-THOMSON Microelectronics, inc. BYTEWYDE is a trademark of SGS-THOMSON Microelectronics, Inc.

## STATIC RAM DEVICES

FIFO

 MK4501(N,K) -65/80/10/12/15/20

## $512 \times 9$ CMOS BiPORT FIFO

- FIRST-IN, FIRST-OUT MEMORY BASED ARCHITECTURE
- FLEXIBLE $512 \times 9$ ORGANIZATION
- LOW POWER HCMOS TECHNOLOGY
- ASYNCHRONOUS AND SIMULTANEOUS READNRITE
- BIDIRECTIONAL APPLICATIONS
- FULLY EXPANDABLE BY WORD WIDTH OR DEPTH
- EMPTY AND FULL WARNING FLAGS
- RETRANSMIT CAPABILITY
- HIGH PERFORMANCE

| Part No. | Access Time | R/W <br> Cycle Time |
| :---: | :---: | :---: |
| MK4501-65 | 65 ns | 80 ns |
| MK4501-80 | 80 ns | 100 ns |
| MK4501-10 | 100 ns | 120 ns |
| MK4501-12 | 120 ns | 140 ns |
| MK4501-15 | 150 ns | 175 ns |
| MK4501-20 | 200 ns | 235 ns |

## PIN NAMES

| $\bar{W}$ | $=$ Write | $\overline{X I}=$ Expansion In |
| :--- | :--- | :--- |
| $\bar{R}$ | $=$ Read | $\overline{X O}=$ Expansion Out |
| $\overline{R S}$ | $=$ Reset | $\overline{F \bar{A}}=$ Full Flag |
| $\overline{F L} / \overline{R T}$ | $=$ First Load | $\overline{\mathrm{EF}}=$ Empty Flag |
|  | Retransmit | $V_{C C}=5$ Volts |
| $D$ | $=$ Data In | $\mathrm{GND}=$ Ground |
| $Q$ | $=$ Data Out |  |

## DESCRIPTION

The MK4501 is a member of the BiPORT" Memory Series, which utilizes special two-port cell techniques. Specifically, this device implements a FirstIn, .First-Out algorithm, featuring asynchronous read/write operations, full and empty flags, and unlimited expansion capability in both word size and depth. The main application of the MK4501 is as


FIGURE 1. PIN CONNECTIONS

a rate buffer, sourcing and absorbing data at different rates, (e.g., interfacing fast processors and slow peripherals). The full and empty flags are provided to prevent data overflow and underflow. The data is loaded and emptied on a First-In, First-Out (FIFO) basis, and the latency for the retrieval of data is approximately one load cycle (write). Since the writes and reads are internally sequential, thereby requiring no address information, the pinout definition will serve this and future high-density devices. The ninth bit is provided to support control or parity functions.

## FUNCTIONAL DESCRIPTION

Unlike conventional shift register based FIFOs, the MK4501 employs a memory-based architecture wherein a byte written into the device does not "ripple-through." Instead, a byte written into the MK4501 is stored at a specific location, where it remains until over-written. The byte can be read and re-read as often as desired.

Twin address pointers (ring counters) automatically generate the addresses required for each write and read operation. The empty/full flag circuit prevents illogical operations, such as reading un-written bytes (reading while empty) or over-writing un-read bytes (writing while full). Once a byte stored at a
given address has been read, it can be over-written.
Address pointers automatically loop back to address zero after reaching address 511. The empty/full status of the FIFO is therefore a function of the distance between the pointers, not of their absolute
location. As long as the pointers do not catch one another, the FIFO can be written and read continuously without ever becoming full or empty.

Resetting the FIFO simply resets the address pointers to address zero. Pulsing retransmit resets the read address pointer without affecting the write address pointer.

With conventional FIFOs, implementation of a larger FIFO is accomplished by cascading the individual FIFOs. The penalty of cascading is often unacceptable ripple-through delays. The 4501 allows implementation of very large FIFOs with no timing penalties. The memory-based architecture of the MK4501 allows connecting the read, write, data in, and data out lines of the MK4501s in parallel. The write and read control circuits of the individual FIFOs are then automatically enabled and disabled through the expansion-in and expansion-out pins as appropriate (see the Expansion Timing section for a more complete discussion).

FIGURE 2. MK4501 BLOCK DIAGRAM


## WRITE MODE

The MK4501 initiates a Write Cycle (see Figure 3A) on the falling edge of the Write Enable control input ( $\bar{W}$ ), provided that the Full Flag ( $\overline{\mathrm{FF}}$ ) is not asserted. Data set-up and hold-time requirements must be satisfied with respect to the rising edge of $\bar{W}$. The data is stored sequentially and independent of any ongoing Read operations. $\overline{F F}$ is asserted during the last valid write as the MK4501 becomes full. Write operations begun with FF low are inhibited. FF will go high $t_{\text {RFF }}$ after completion of a valid

READ operation. $\overline{F F}$ will again go low $t_{\text {WFF }}$ from the beginning of a subsequent WRITE operation, provided that a second READ has not been completed (see Figure 4A). Writes beginning $\mathrm{t}_{\text {FFw }}$ after FF goes high are valid. Writes beginning after FF goes low and more than $t_{\text {wpl }}$ before FF goes high are invalid (ignored). Writes beginning less than $\mathrm{t}_{\text {WPI }}$ before FF goes high and less than $\mathrm{t}_{\text {fFw }}$ later may or may not occur (be valid), depending on internal flag status.

FIGURE 3A. WRITE AND FULL FLAG TIMING


AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=+5.0\right.$ volts $\left.\pm 10 \%\right)$

| SYM | PARAMETER | 4501.65 |  | 4501.80 |  | 4501-10 |  | 4501.12 |  | 4501-15 |  | 4501.20 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | Max | MIN | max | MIN | Max | MIN | MAX | MIN | MAX |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 80 |  | 100 |  | 120 |  | 140 |  | 175 |  | 235 |  | ns |  |
| *WPW | Write Pulse Width | 65 |  | 80 |  | 100 |  | 120 |  | 150 |  | 200 |  | ns | 1 |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery Time | 15 |  | 20 |  | 20 |  | 20 |  | 25 |  | 35 |  | ns |  |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Set Up Time | 20 |  | 25 |  | 35 |  | 40 |  | 50 |  | 65 |  | ns |  |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | ns |  |
| ${ }^{\text {W }}$ WFF | $\bar{W}$ Low to FF Low |  | 60 |  | 75 |  | 95 |  | 115 |  | 145 |  | 195 | ns | 2 |
| $\mathrm{t}_{\text {FFW }}$ | FF High to Valid Write | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | ns | 2 |
| $\mathrm{t}_{\text {RFF }}$ | $\overline{\mathrm{R}}$ High to $\overline{\mathrm{FF}}$ High |  | 60 |  | 75 |  | 95 |  | 110 |  | 140 |  | 190 | ns | 2 |
| $t_{\text {WPI }}$ | Write Protect Indeterminant |  | 35 |  | 35 |  | 35 |  | 35 |  | 35 |  | 35 | ns | 2 |

## READ MODE

The MK4501 initiates a Read Cycle (see Figure 3B) on the falling edge of Read Enable control input ( $\overline{\mathrm{R}}$ ), provided that the Empty Flag (EF) is not asserted. In the Read mode of operation, the MK4501 provides a fast access to data from 9 of 4608 locations in the static storage array. The data is accessed on a FIFO basis independent of any ongoing WRITE operations. After $\overline{\mathrm{R}}$ goes high, data outputs will return to a high impedance condition until the next Read operation.

In the event that all data has been read from the FIFO, the EF will go low, and further Read opera-
tions will be inhibited the data outputs will remain in high impedance). EF will go high $t_{\text {WEF }}$ after completion of a valid Write operation. EF will again go low $t_{\text {REF }}$ from the beginning a subsequent READ operation, provided that a second WRITE has not been completed (see Figure 4B). Reads beginning $t_{\text {EFR }}$ after EF goes high are valid. Reads begun after $\overline{E F}$ goes low and more than $t_{\text {RPI }}$ before $\overline{E F}$ goes high are invalid (ignored). Reads beginning less than $t_{\text {RPI }}$ before EF goes high and less than $t_{\text {EFR }}$ later may or may not occur (be valid) depending on internal flag status.

FIGURE 3B. READ AND EMPTY FLAG TIMING


## AC ELECTRICAL CHARACTERISTICS

$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)(\mathrm{V} C \mathrm{C}=+5.0$ volts $\pm 10 \%)$

| SYM | PARAMETER | 4501.65 |  | 4501.80 |  | 4501.10 |  | 4501.12 |  | $4501-15$ |  | $4501 \cdot 20$ |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | Max | MIN | Max | MIN | Max | MIN | Max | MIN | max | MIN | MAX |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 80 |  | 100 |  | 120 |  | 140 |  | 175 |  | 235 |  | ns |  |
| $t_{A}$ | Access Time |  | 65 |  | 80 |  | 100 |  | 120 |  | 150 |  | 200 | ns | 2 |
| $\mathrm{t}_{\text {RR }}$ | Read Recovery Time | 15 |  | 20 |  | 20 |  | 20 |  | 25 |  | 35 |  | ns |  |
| $t_{\text {RPW }}$ | Read Pulse Width | 65 |  | 80 |  | 100 |  | 120 |  | 150 |  | 200 |  | ns | 1 |
| $t_{\text {RL }}$ | $\overline{\mathrm{R}}$ Low to Low Z | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns | 2 |
| $t_{\text {DV }}$ | Data Valid from High $\bar{R}$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns | 2 |
| $\mathrm{t}_{\mathrm{RHZ}}$ | $\overline{\mathrm{R}}$ High to High Z |  | 25 |  | 25 |  | 25 |  | 35 |  | 50 |  | 60 | ns | 2 |
| $\mathrm{t}_{\text {REF }}$ | $\overline{\mathrm{R}}$ Low to EF Low |  | 60 |  | 75 |  | 95 |  | 115 |  | 145 |  | 195 | ns | 2 |
| $\mathrm{t}_{\text {EfR }}$ | EF High to Valid Read | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | ns | 2 |
| ${ }^{\text {tweF }}$ | $\overline{\text { W High to EF High }}$ |  | 60 |  | 75 |  | 95 |  | 110 |  | 140 |  | 190 | ns | 2 |
| $\mathrm{t}_{\text {RPI }}$ | Read Protect Indeterminant |  | 35 |  | 35 |  | 35 |  | 35 |  | 35 |  | 35 | ns | 2 |

FIGURE 4A. READ/WRITE TO FULL FLAG


FIGURE 4B. WRITE/READ TO EMPTY FLAG


## RESET

The MK4501 is reset (see Figure 5) whenever the Reset pin ( $\overline{\mathrm{RS}}$ ) is in the low state. During a Reset, both the internal read and write pointers are set to the first location. Reset is required after power up, before a Write operation can begin.

Although neither $\bar{W}$ or $\overline{\mathrm{R}}$ need be high when $\overline{\mathrm{RS}}$ goes low, both $\bar{W}$ and $\overline{\mathrm{R}}$ must be high $\mathrm{t}_{\text {RSS }}$ before $\overline{\mathrm{RS}}$ goes high, and must remain high $t_{\text {RSR }}$ afterwards. Refer to the following discussion for the required state of FL/RT and XI during Reset.

FIGURE 5. RESET


AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=+5.0\right.$ volts $\left.\pm 10 \%\right)$

| SYM | PARAMETER | 4501.65 |  | 4501.80 |  | 4501-10 |  | 4501.12 |  | 4501-15 |  | 4501.20 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | max | MIN | max | MIN | max | MIN | Max | MIN | Max | MIN | Max |  |  |
| $\mathrm{t}_{\text {RSC }}$ | Reset Cycle Time | 80 |  | 100 |  | 120 |  | 140 |  | 175 |  | 235 |  | ns |  |
| $\mathrm{t}_{\text {RS }}$ | Reset Pulse Width | 65 |  | 80 |  | 100 |  | 120 |  | 150 |  | 200 |  | ns | 1 |
| $t_{\text {RSR }}$ | Reset Recovery Time | 15 |  | 20 |  | 20 |  | 20 |  | 25 |  | 35 |  | ns |  |
| $\mathrm{t}_{\text {RSS }}$ | Reset Set Up Time | 45 |  | 60 |  | 80 |  | 100 |  | 130 |  | 180 |  | ns |  |

## RETRANSMIT

The MK4501 can be made to retransmit (re-read previously read data) after the Retransmit pin (RT) is pulsed low. (See Figure 6).

A Retransmit operation sets the internal read pointer to the first physical location in the array, but will not affect the position of the write pointer. $\overline{\mathrm{R}}$ must be
inactive $t_{\text {RTS }}$ before $\overline{R T}$ goes high, and must remain high for $t_{\text {RTR }}$ afterwards.

The Retransmit function is particularly useful when blocks of less than 512 Writes are performed between Resets. The Retransmit feature is not compatible with Depth Expansion.

FIGURE 6. RETRANSMIT


## AC ELECTRICAL CHARACTERISTICS

$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=+5.0\right.$ volts $\left.\pm 10 \%\right)$

| SYM | PARAMETER | $4501 \cdot 65$ |  | 4501.80 |  | 4501-10 |  | 4501-12 |  | 4501-15 |  | 4501-20 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | Max | MIN | Max | MIN | max | MIN | Max | MIN | Max | MIN | max |  |  |
| $\mathrm{t}_{\text {RTC }}$ | Retransmit Cycle Time | 80 |  | 100 |  | 120 |  | 140 |  | 175 |  | 235 |  | ns |  |
| $\mathrm{t}_{\text {RT }}$ | Retransmit Pulse Width | 65 |  | 80 |  | 100 |  | 120 |  | 150 |  | 200 |  | ns | 1 |
| $t_{\text {RTR }}$ | Retransmit Recovery Time | 15 |  | 20 |  | 20 |  | 20 |  | 25 |  | 35 |  | ns |  |
| $\mathrm{t}_{\text {RTS }}$ | Retransmit Setup Time | 45 |  | 60 |  | 80 |  | 100 |  | 130 |  | 180 |  | ns |  |

## SINGLE DEVICE CONFIGURATION

A single MK4501 may be used when application requirements are for 512 words or less. The MK4501 is placed in Single Device Configuration mode when the chip is Reset with the Expansion In pin (XI) grounded (see Figure 7).

## WIDTH EXPANSION

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status Flags ( EF and $\overline{\mathrm{FF}}$ ) can be detected from any one device. Figure 8 demonstrates an 18-bit word width by using two MK4501s. Any word width can be attained by adding additional MK4501s.

FIGURE 7. A SINGLE $512 \times 9$ FIFO CONFIGURATION


FIGURE 8. A $512 \times 18$ FIFO CONFIGURATION (WIDTH EXPANSION)


NOTE
Flag detection is accomplished by monitoring the $\overline{\mathrm{FF}}$ and $\overline{\mathrm{EF}}$ signals on either (any) device used in the width expansion configuration. Do not connect flag output signals together.

## DEPTH EXPANSION (DAISY CHAIN)

The MK4501 can easily be adapted to applications when the requirements are for greater than 512 nords. Figure 9 demonstrates Depth Expansion using three MK4501s. Any depth can be attained by adding additional MK4501s.

External logic is needed to generate a composite Full Flag and Empty Flag. This requires the ORing of all EFs and the ORing of all FFs (i.e., all must be set to generate the correct composite FF or EF).

The MK4501 operates in the Depth Expansion configuration after the chip is Reset under the below listed conditions.

1. The first device must be designated by grounding the First Load pin (FL). The Retransmit function is not allowed in the Depth Expansion Mode.
2. All other devices must have $\overline{\mathrm{FL}}$ in the high state.
3. The Expansion Out ( $\overline{\mathrm{XO}})$ pin of each device must be tied to the Expansion $\operatorname{In}(\overline{\mathrm{XI}})$ pin of the next device.

FIGURE 9. A $1536 \times 9$ FIFO CONFIGURATION (DEPTH EXPANSION)


## EXPANSION TIMING

Figures 10 and 11 illustrate the timing of the Expansion Out and Expansion In signals. Discussion of Expansion Out/Expansion In timing is provided to clarify how Depth Expansion works. Inasmuch as Expansion Out pins are generally connected only to Expansion In pins, the user need not be concerned with actual timing in a normal Depth Expanded application unless extreme propagation delays exist between the XO/XI pin pairs.

Expansion Out pulses are the image of the WRITE and READ signals that cause them; delayed in time by $t_{\mathrm{XOL}}$ and $\mathrm{t}_{\mathrm{XOH}}$. The Expansion Out signal is propagated when the last physical location in the memory array is written and again when it is read (Last Read). This is in contrast to when the Full and Empty Flags are activated, which is in response to writing and reading a last available location.

FIGURE 10. EXPANSION OUT TIMING


AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=+5.0\right.$ volts $\left.\pm 10 \%\right)$

| SYM | PARAMETER | 4501.65 |  | 4501.80 |  | 4501-10 |  | 4501.12 |  | 4501.15 |  | 4501.20 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | max | MIN | MAX | MIN | Max | MIN | Max | MIN | MAX |  |  |
| $\mathrm{t}_{\mathrm{XOL}}$ | Expansion Out Low |  | 55 |  | 70 |  | 75 |  | 90 |  | 115 |  | 150 | ns |  |
| $\mathrm{t}_{\mathrm{XOH}}$ | Expansion Out High |  | 60 |  | 80 |  | 90 |  | 100 |  | 125 |  | 155 | ns |  |

When in Depth Expansion mode, a given MK4501 will begin writing and reading as soon as valid WRITE and READ signals begin, provided FL was grounded at RESET time. A MK4501 in Depth Expansion mode with FL high at RESET will not begin writing until after an Expansion In pulse occurs. It will not begin reading until
a second Expansion In pulse occurs and the Empty Flag has gone high. Expansion In pulses must occur $\mathrm{t}_{\text {xIS }}$ before the WRITE and READ signals they are intended to enable. Minimum Expansion In pulse width, $\mathrm{t}_{\mathrm{XI}}$, and recovery time, $\mathrm{t}_{\mathrm{XIR}}$, must be observed.

FIGURE 11. EXPANSION IN TIMING


AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=+5.0\right.$ volts $\left.\pm 10 \%\right)$

| SYM | PARAMETER | 4501.65 |  | 4501.80 |  | 4501.10 |  | 4501.12 |  | 4501.15 |  | 4501.20 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | Max | MIN | Max | MIN | Max | MIN | Max | MIN | Max |  |  |
| $\mathrm{t}_{\mathrm{XI}}$ | Expansion In Pulse Width | 60 |  | 75 |  | 95 |  | 115 |  | 145 |  | 195 |  | ns | 1 |
| $\mathrm{t}_{\text {XIR }}$ | Expansion In Recovery Time | 15 |  | 20 |  | 20 |  | 20 |  | 25 |  | 35 |  | ns |  |
| ${ }^{\text {txis }}$ | Expansion In Setup Time | 25 |  | 30 |  | 45 |  | 50 |  | 60 |  | 85 |  | ns |  |

## COMPOUND EXPANSION

The two expansion techiques described above can be applied together in a straight forward manner to achieve large FIFO arrays (see Figure 12).

BIDIRECTIONAL APPLICATIONS
Applications, which require data buffering between
two systems (each system capable of READ and WRITE operations), can be achieved by pairing MK4501s, as shown in Figure 13. Care must be taken to assure that the appropriate flag is monitored by each system. (i.e., FF is monitored on the device where $\bar{W}$ is used; $\overline{E F}$ is monitored on the device where $\overline{\mathrm{R}}$ is used.) Both Depth Expansion and Width Expansion may be used in this mode.

FIGURE 12. COMPOUND FIFO EXPANSION


FIGURE 13. BIDIRECTIONAL FIFO APPLICATION


## ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.0 .5 V to +7.0 V
Operating Temperature $\mathrm{T}_{\mathrm{A}}$ (Ambient) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Total Device Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Watt
Output Current per Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
"Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these, or any other conditions above those indicated in the operational sections of this specification, is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## RECOMMENDED DC OPERATING CONDITIONS

$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V | 3 |
| GND | Ground | 0 | 0 | 0 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Logic "1" Voltage All Inputs | 2.0 |  | $\mathrm{~V}_{\mathrm{CC}}+1$ | V | 3 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic "0" Voltage All Inputs | -0.3 |  | 0.8 | V | 3,4 |

DC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0\right.$ volts $\left.\pm 10 \%\right)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Current (Any Input) | -1 | 1 | $\mu \mathrm{~A}$ | 5 |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Leakage Current | -10 | 10 | $\mu \mathrm{~A}$ | 6 |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output Logic "1" Voltage $\mathrm{I}_{\text {OUT }}=-1 \mathrm{~mA}$ | 2.4 |  | V | 3 |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Logic "0" Voltage $\mathrm{I}_{\mathrm{OUT}}=4 \mathrm{~mA}$ |  | 0.4 | V | 3 |
| $\mathrm{I}_{\mathrm{CC}}$ | Average $\mathrm{V}_{\mathrm{CC}}$ Power Supply Current |  | 80 | mA | 7 |
| $\mathrm{I}_{\mathrm{CC}}$ | Average <br> $\left(\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V}_{\mathrm{IH}}\right)$ |  | 8 | mA | 7 |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Down Current <br> (All Inputs $\left.\geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}\right)$ | 500 | $\mu \mathrm{~A}$ | 7 |  |

AC ELECTRICAL CHARACTERISTICS
( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYM | PARAMETER | TYP | MAX | NOTES |
| :---: | :--- | :---: | :---: | :---: |
| $C_{l}$ | Capacitance on Input Pins |  | 7 pF |  |
| $\mathrm{C}_{\mathrm{Q}}$ | Capacitance on Output Pins |  | 12 pF | 8 |

## NOTES

1. Pulse widths less than minimum values are not allowed.
2. Measured using output load shown in Output Load Diagram.
3. All voltages are referenced to ground.
4. -1.5 volt undershoots are allowed for 10 ns once per cycle.
5. Measured with $0.4 \leq \mathrm{V}_{\mathbb{N}} \leq \mathrm{V}_{\mathrm{CC}}$.
6. $\bar{R} \geq V_{I H}, 0.4 \geq V_{\text {OUT }} \leq V_{\text {CC }}$.
7. ICC measurements are made with outputs open.
8. With output buffer deselected.

FIGURE 14. OUTPUT LOAD


AC TEST CONDITIONS:

| Signal Timing Reference Level ut Signal Timing Reference Le |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

FIGURE 15. MK4501 PLASTIC (N TYPE) DUAL-IN-LINE, 28 PINS

|  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Dim. | mm |  | inches |  | Notes |
| एप |  | Min | Max | Min | Max |  |
| +0: | A | - | 5.334 | - | 210 | 2 |
| $\longrightarrow-1$ | A1 | 0.381 | - | . 015 | - | 2 |
|  | A2 | 3.556 | 4.064 | . 140 | . 160 |  |
| $\rightarrow$-at -1 - | B | 0.381 | 0.533 | . 015 | . 021 | 3 |
|  | B1 | 1.27 | 1.778 | . 050 | . 070 |  |
|  | C | 0.203 | 0.304 | . 008 | . 012 | 3 |
| $L_{A 1}$ U | D | 36.576 | 37.338 | 1.440 | 1.470 | 1 |
| $\rightarrow$ - | D1 | 1.651 | 2.159 | . 065 | . 085 |  |
|  | E | 15.24 | 15.875 | . 600 | . 625 |  |
|  | E1 | 13.462 | 14.224 | . 530 | . 560 |  |
| NOTES <br> 1. OVERALL LENGTH INCLUDES .010 IN. FLASH ON EITHER END OF THE PACKAGE. | e1 | 2.286 | 2.794 | . 090 | . 110 |  |
|  | eA | 15.24 | 17.78 | . 600 | . 700 |  |
|  | L | 3.048 | - | . 120 | - |  |
| 2. PACKAGE STANDOFF TO BE MEASURED PER JEDEC REQUIREMENTS. |  |  |  |  |  |  |
| 3. THE MAXIMUM LIMIT SHALL BE INCREASED BY . 003 IN. WHEN SOLDER LEAD FINISH IS SPECIFIED. |  |  |  |  |  |  |

FIGURE 16. MK4501 PLASTIC LEADED CHIP CARRIER, 32 PIN (K TYPE)


## ORDERING INFORMATION

| PART NO. | ACCESS TIME | R/W CYCLE TIME | CLOCK FREQ. | PACKAGE TYPE | TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MK4501N-65 | 65 ns | 80 ns | 12.5 MHz | 28 Pin Plastic DIP | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4501N-80 | 80 ns | 100 ns | 10.0 MHz | 28 Pin Plastic DIP | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4501N-10 | 100 ns | 120 ns | 8.3 MHz | 28 Pin Plastic DIP | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4501N-12 | 120 ns | 140 ns | 7.1 MHz | 28 Pin Plastic DIP | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4501N-15 | 150 ns | 175 ns | 5.7 MHz | 28 Pin Plastic DIP | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4501N-20 | 200 ns | 235 ns | 4.2 MHz | 28 Pin Plastic DIP | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4501K-65 | 65 ns | 80 ns | 12.5 MHz | 32 Pin Plastic LCC | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4501K-80 | 80 ns | 100 ns | 10.0 MHz | 32 Pin Plastic LCC | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4501K-10 | 100 ns | 120 ns | 8.3 MHz | 32 Pin Plastic LCC | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4501K-12 | 120 ns | 140 ns | 7.1 MHz | 32 Pin Plastic LCC | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4501K-15 | 150 ns | 175 ns | 5.7 MHz | 32 Pin Plastic LCC | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4501K-20 | 200 ns | 235 ns | 4.2 MHz | 32 Pin Plastic LCC | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK | 4501 |  |  | N | 65 |
| SGS-THOMSON <br> Prefix | Device family and number identification |  |  | Package type <br> N: Plastic DIP <br> K: Plastic LCC | Speed grade Access Time |
|  |  |  |  |  | 15/15 |

## $2048 \times 9$ CMOS BiPORT FIFO

- FIRST-IN, FIRST-OUT MEMORY BASED ARCHITECTURE
- FLEXIBLE $2048 \times 9$ ORGANIZATION
- LOW POWER HCMOS TECHNOLOGY
- ASYNCHRONOUS AND SIMULTANEOUS READNRITE
- BIDIRECTIONAL APPLICATIONS
- FULLY EXPANDABLE BY WORD WIDTH OR DEPTH
- EMPTY AND FULL WARNING FLAGS
- RETRANSMIT CAPABILITY
- HIGH PERFORMANCE
- HALF FULL FLAG IN SINGLE DEVICE MODE

| Part No. | Access Time | R/W <br> Cycle Time |
| :---: | :---: | :---: |
| MK4503-50 | 50 ns | 65 ns |
| MK4503-65 | 65 ns | 80 ns |
| MK4503-80 | 80 ns | 100 ns |
| MK4503-10 | 100 ns | 120 ns |
| MK4503-12 | 120 ns | 140 ns |
| MK4503-15 | 150 ns | 175 ns |
| MK4503-20 | 200 ns | 235 ns |

## PIN NAMES

| $\bar{W}$ | Write | $\overline{\text { XI }}$ |  |
| :---: | :---: | :---: | :---: |
| $\overline{\mathbf{R}}$ | $=$ Read | $\overline{\mathrm{XO} / \mathrm{HF}}=$ Expansion Out <br> Half Full Flag |  |
| $\overline{\text { RS }}$ | = Reset | $\overline{\text { FF }}$ | = Full Flag |
| FL/RT | = First Load/ | EF | = Empty Flag |
|  | Retransmit | $\mathrm{V}_{\mathrm{CC}}$ | $=5$ Volts |
| D | $=$ Data In | GND | = Ground |
| Q | $=$ Data Out | NC | = No Connection |

## DESCRIPTION

The MK4503 is a member of the BiPORT" Memory Series, which utilizes special two-port cell techniques. Specifically, this device implements a FirstIn, First-Out algorithm, featuring asynchronous

PRELIMINARY DATA


FIGURE 1. PIN CONNECTIONS

read/write operations, full, half full and empty flags, and unlimited expansion capability in both word size and depth. The main application of the MK4503 is as a rate buffer, sourcing and absorbing data at different rates, (e.g., interfacing fast processors and slow peripherals). The full, half full and empty flags are provided to prevent data overflow and underflow. The data is loaded and emptied on a First-In, First-Out (FIFO) basis, and the latency for the retrieval of data is approximately one load cycle (write). Since the writes and reads are internally sequential, thereby requiring no address information, the pinout definition will serve this and future highdensity devices. The ninth bit is provided to support control or parity functions.

## FUNCTIONAL DESCRIPTION

Unlike conventional shift register based FIFOs, the MK4503 employs a memory-based architecture wherein a byte written into the device does not "ripple-through." Instead, a byte written into the MK4503 is stored at a specific location, where it remains until over-written. The byte can be read and re-read as often as desired in the single device configuration.

Twin internal pointers (ring counters) automatically generate the addresses required for each write and read operation. The empty/full flag circuit prevents
illogical operations, such as reading un-written bytes (reading while empty) or over-writing un-read bytes (writing while full). Once a byte stored at a given address has been read, it can be over-written.
The address pointers automatically loop back to address zero after reaching address 2047. The empty/half full and full status of the FIFO is therefore a function of the distance between the pointers, not of their absolute location. As long as the pointers do not catch one another, the FIFO can be written and read continuously without ever becoming full or empty.

Resetting the FIFO simply resets the write and read pointers to location zero. Pulsing retransmit resets the read address pointer without affecting the write address pointer.

With conventional FIFOs, implementation of a larger FIFO is accomplished by cascading the individual FIFOs. The penalty of cascading is often unacceptable ripple-through delays. The 4503 allows implementation of very large FIFOs with no timing penalties. The memory-based architecture of the MK4503 allows connecting the read, write, data in, and data out lines of the MK4503s in parallel. The write and read control circuits of the individual FIFOs are then automatically enabled and disabled through the expansion-in and expansion-out pins.

FIGURE 2. MK4503 BLOCK DIAGRAM


## WRITE MODE

The MK4503 initiates a Write Cycle (see Figure 3A) on the falling edge of the Write Enable control input ( $\overline{\mathrm{W}}$ ), provided that the Full Flag ( $\overline{\mathrm{FF}}$ ) is not asserted. Data set-up and hold-time requirements must be satisfied with respect to the rising edge of $\bar{W}$. The data is stored sequentially and independent of any ongoing Read operations. $\overline{F F}$ is asserted during the last valid write as the MK4503 becomes full. Write operations begun with $\overline{F F}$ low are inhibited. FF will go high $t_{\text {RFF }}$ after completion of a valid

READ operation. $\overline{F F}$ will again go low $t_{\text {wFF }}$ from the beginning of a subsequent WRITE operation, provided that a second READ has not been completed (see Figure 4A). Writes beginning $\mathrm{t}_{\text {FFw }}$ after FF goes high are valid. Writes beginning after $\overline{F F}$ goes low and more than $t_{\text {WPI }}$ before $\overline{F F}$ goes high are invalid (ignored). Writes beginning less than tWPI before FF goes high and less than tFFW later may or may not occur (be valid), depending on internal flag status.

FIGURE 3A. WRITE AND FULL FLAG TIMING


AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=+5.0\right.$ volts $\left.\pm 10 \%\right)$

| SYM | PARAMETER | 4503-50 |  | 4503.65 |  | 4503.80 |  | 4503-10 |  | 4503.12 |  | 4503.15 |  | 4503.20 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $t_{\text {Wc }}$ | Write Cycle Time | 65 |  | 80 |  | 100 |  | 120 |  | 140 |  | 175 |  | 235 |  | ns |  |
| $\mathrm{t}_{\text {WPW }}$ | Write Pulse Width | 50 |  | 65 |  | 80 |  | 100 |  | 120 |  | 150 |  | 200 |  | ns | 1 |
| $t_{\text {WR }}$ | Write Recovery Time | 15 |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 |  | 35 |  | ns |  |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Set Up Time | 30 |  | 30 |  | 40 |  | 40 |  | 40 |  | 50 |  | 65 |  | ns |  |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 5 |  | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | ns |  |
| $\mathrm{t}_{\text {WFF }}$ | $\bar{W}$ Low to FF Low |  | 45 |  | 60 |  | 70 |  | 95 |  | 115 |  | 145 |  | 195 | ns | 2 |
| $\mathrm{t}_{\text {fFW }}$ | $\overline{\mathrm{FF}}$ High to Valid Write | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | ns | 2 |
| $\mathrm{t}_{\text {RFF }}$ | $\overline{\mathrm{R}}$ High to $\overline{\mathrm{FF}}$ High |  | 45 |  | 60 |  | 70 |  | 95 |  | 110 |  | 140 |  | 190 | ns | 2 |
| $\mathrm{t}_{\text {WPI }}$ | Write Protect Indeterminant | 35 |  |  | 35 |  | 35 |  | 35 |  | 35 |  | 35 |  | 35 | ns | 2 |

## READ MODE

The MK4503 initiates a Read Cycle (see Figure 3B) on the falling edge of Read Enable control input ( $\bar{R}$ ), provided that the Empty Flag ( $\overline{\mathrm{EF}}$ ) is not asserted. In the Read mode of operation, the MK4503 provides a fast access to data from 9 of 18432 locations in the static storage array. The data is accessed on a FIFO basis independent of any ongoing WRITE operations. After $\overline{\mathrm{R}}$ goes high, data outputs will return to a high impedance condition until the next Read operation.

In the event that all data has been read from the FIFO, the EF will go low, and further Read opera-
tions will be inhibited (the data outputs will remain in high impedance). EF will go high $t_{\text {wef }}$ after completion of a valid Write operation. EF will again go low $t_{\text {ref }}$ from the beginning a subsequent READ operation, provided that a second WRITE has not been completed (see Figure 4B). Reads beginning tEFR after EF goes high are valid. Reads begun after EF goes low and more than $t_{\text {RPI }}$ before $\overline{E F}$ goes high are invalid (ignored). Reads beginning less than $\mathrm{t}_{\text {RPI }}$ before EF goes high and less than $\mathrm{t}_{\text {EFR }}$ later may or may not occur (be valid) depending on internal flag status.

AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=+5.0\right.$ volts $\left.\pm 10 \%\right)$

| SYM | PARAMETER | 4503.50 |  | 4503-65 |  | 4503-80 |  | 4503-10 |  | 4503.12 |  | 4503.15 |  | 4503-20 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | max | MIN | Max | MIN | max | MIN | Max | MIN | Max | MIN | max | MIN | max |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 65 |  | 80 |  | 100 |  | 120 |  | 140 |  | 175 |  | 235 |  | ns |  |
| $t_{\text {A }}$ | Access Time |  | 50 |  | 65 |  | 80 |  | 100 |  | 120 |  | 150 |  | 200 | ns | 2 |
| $\mathrm{t}_{\text {RR }}$ | Read Recovery Time | 15 |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 |  | 35 |  | ns |  |
| $\mathrm{t}_{\text {RPW }}$ | Read Pulse Width | 50 |  | 65 |  | 80 |  | 100 |  | 120 |  | 150 |  | 200 |  | ns | 1 |
| $\mathrm{t}_{\text {RL }}$ | $\overline{\mathrm{B}}$ Low to Low Z | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns | 2 |
| $\mathrm{t}_{\mathrm{Dv}}$ | Data Valid from $\overline{\mathrm{R}}$ High | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  | ns | 2 |
| $\mathrm{t}_{\text {RH2 }}$ | $\overline{\mathrm{R}}$ High to High Z |  | 25 |  | 25 |  | 25 |  | 25 |  | 35 |  | 50 |  | 60 | ns | 2 |
| $\mathrm{t}_{\text {ReF }}$ | $\overline{\mathrm{R}}$ Low to $\overline{\mathrm{EF}}$ Low |  | 45 |  | 60 |  | 75 |  | 95 |  | 115 |  | 145 |  | 195 | ns | 2 |
| $t_{\text {EFR }}$ | EF High to Valid Read | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | ns | 2 |
| ${ }^{\text {Wef }}$ | $\overline{\text { W }}$ High to $\overline{\text { EF }}$ High |  | 45 |  | 60 |  | 75 |  | 95 |  | 110 |  | 140 |  | 190 | ns | 2 |
| $\mathrm{t}_{\text {RPI }}$ | Read Protect Indeterminant |  | 35 |  | 35 |  | 35 |  | 35 |  | 35 |  | 35 |  | 35 | ns | 2 |

FIGURE 3B. READ AND EMPTY FLAG TIMING


FIGURE 4A. READ/WRITE TO FULL FLAG


FIGURE 4B. WRITE/READ TO EMPTY FLAG


## RESET

The MK4503 is reset (see Figure 5) whenever the Reset pin ( $\overline{\mathrm{RS}}$ ) is in the low state. During a Reset, both the internal read and write pointers are set to the first location. Reset is required after power up, before a Write operation can begin.

Although neither $\bar{W}$ or $\overline{\bar{R}}$ need be high when $\overline{\mathrm{RS}}$ goes low, both $\bar{W}$ and $\overline{\mathrm{R}}$ must be high $\mathrm{t}_{\text {RSS }}$ before $\overline{\text { RS }}$ goes high, and must remain high $t_{\text {RSR }}$ afterwards. Refer to the following discussion for the required state of FL/RT and $\overline{\mathrm{XI}}$ during Reset.

FIGURE 5. RESET


AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=+5.0\right.$ volts $\left.\pm 10 \%\right)$

| SYM | PARAMETER | 4503-50 |  | 4503.65 |  | 4503.80 |  | 4503.10 |  | 4503.12 |  | 4503-15 |  | 4503-20 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $\mathrm{t}_{\text {RSC }}$ | Reset Cycle Time | 65 |  | 80 |  | 100 |  | 120 |  | 140 |  | 175 |  | 235 |  | ns |  |
| $\mathrm{t}_{\mathrm{RS}}$ | Reset Pulse Width | 50 |  | 65 |  | 80 |  | 100 |  | 120 |  | 150 |  | 200 |  | ns | 1 |
| $\mathrm{t}_{\text {RSR }}$ | Reset Recovery Time | 15 |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 |  | 35 |  | ns |  |
| $\mathrm{t}_{\text {RSS }}$ | Reset Set Up Time | 30 |  | 45 |  | 60 |  | 80 |  | 100 |  | 130 |  | 180 |  | ns |  |

## RETRANSMIT

The MK4503 can be made to retransmit (re-read previously read data) after the Retransmit pin (RT) is pulsed low. (See Figure 6).

A Retransmit operation sets the internal read pointer to the first physical location in the array, but will not affect the position of the write pointer. R must be
inactive $t_{\text {RTS }}$ before $\overline{\mathrm{RT}}$ goes high, and must remain high for $t_{\text {RTR }}$ afterwards.

The Retransmit function is particularly useful when blocks of less than 2048 Writes are performed between Resets. The Retransmit feature is not compatible with Depth Expansion.

FIGURE 6. RETRANSMIT


AC ELECTRICAL CHARACTERISTICS

$$
\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \text { volts } \pm 10 \%\right)
$$

| SYM | PARAMETER | 4503.50 |  | 4503.65 |  | 4503-80 |  | 4503.10 |  | 4503.12 |  | 4503.15 |  | 4503.20 |  | UIITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | Max | MIN | MAX | MIN | Max | MIN | max | MIN | max | MIN | max | MIN | max |  |  |
| $\mathrm{t}_{\text {frc }}$ | Retransmit Cycle Time | 65 |  | 80 |  | 100 |  | 120 |  | 140 |  | 175 |  | 235 |  | ns |  |
| $\mathrm{t}_{\text {RT }}$ | Retransmit Pulse Width | 50 |  | 65 |  | 80 |  | 100 |  | 120 |  | 150 |  | 200 |  | ns | 1 |
| $\mathrm{t}_{\text {tiR }}$ | Retransmit Recovery Time | 15 |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 |  | 35 |  | ns |  |
| $\mathrm{t}_{\text {RTS }}$ | Retransmit Setup Time | 30 |  | 45 |  | 60 |  | 80 |  | 100 |  | 130 |  | 180 |  | ns |  |

## SINGLE DEVICE CONFIGURATION

A single MK4503 may be used when application requirements are for 2048 words or less. The MK4503 is placed in Single Device Configuration mode when the chip is Reset with the Expansion In pin (XI) grounded (see Figure 7).

## WIDTH EXPANSION

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status Flags ( $\overline{E F}$ and $\overline{\mathrm{FF}}$ ) can be detected from any one device. Figure 8 demonstrates an 18-bit word width by using two MK4503s. Any word width can be attained by adding additional MK4503s. The half full flag (HF) operates the same as in the single device configuration.

FIGURE 7. A SINGLE $2047 \times 9$ FIFO CONFIGURATION


FIGURE 8. A $2048 \times 18$ FIFO CONFIGURATION (WIDTH EXPANSION)


## NOTE

Flag detection is accomplished by monitoring the $\overline{\mathrm{FF}}$ and $\overline{\mathrm{EF}}$ signals on either (any) device used in the width expansion configuration. Do not connect flag output signals together.

## HALF FULL FLAG LOGIC

When in single device configuration, the ( $\overline{\mathrm{HF}}$ ) output acts as an indication of a half full memory. After half of the memory is filled, and at the falling edge of the next write operation, the half full flag $(\mathrm{HF})$ will be set low and remain low until the differ-
ence between the write pointer and read pointer is less than or equal to one half the total memory. The half full flag ( HF ) is then reset by the rising edge of the read operation. See Figure 9.

FIGURE 9. HALF FULL FLAG TIMING


## AC CHARACTERISTICS

$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=+5\right.$ Volts $\left.\pm 10 \%\right)$

| SYM | PARAMETER | 4503-50 |  | 4503.65 |  | 4503-80 |  | 4503-10 |  | 4503-12 |  | 4503.15 |  | 4503.20 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | max | MIN | Max | MIN | max | MIN | max | MIN | Max | MIN | max | MIN | Max |  |  |
| ${ }^{\text {WHHF }}$ | Write Low to Half Full Flag Low |  | 65 |  | 80 |  | 100 |  | 120 |  | 140 |  | 175 |  | 235 | ns |  |
| $\mathrm{t}_{\text {RHF }}$ | Read High to Half Full Flag High |  | 65 |  | 80 |  | 100 |  | 120 |  | 140 |  | 175 |  | 235 | ns |  |

## DEPTH EXPANSION (DAISY CHAIN)

The MK4503 can easily be adapted to applications when the requirements are for greater than 2048 words. Figure 10 demonstrates Depth Expansion using three MK4503s. Any depth can be attained by adding additional MK4503s.

External logic is needed to generate a composite Full Flag and Empty Flag. This requires the ORing of all EFs and the ORing of all FFs (i.e., all must be set to generate the correct composite FF or EF).

The MK4503 operates in the Depth Expansion configuration after the chip is Reset under the below listed conditions.

1. The first device must be designated by grounding the First Load pin (FL). The Retransmit function is not allowed in the Depth Expansion Mode.
2. All other devices must have $\overline{\mathrm{FL}}$ in the high state.
3. The Expansion Out ( $\overline{\mathrm{XO}})$ pin of each device must be tied to the Expansion $\ln (\overline{\mathrm{XI}})$ pin of the next device. The Half Full Flag ( $\overline{\mathrm{HF}}$ ) is disabled in this mode.

FIGURE 10. A $6 \mathrm{~K} \times 9$ FIFO CONFIGURATION (DEPTH EXPANSION)


## EXPANSION TIMING

Figures 11 and 12 illustrate the timing of the Expansion Out and Expansion In signals. Discussion of Expansion Out/Expansion In timing is provided to clarify how Depth Expansion works. Inasmuch as Expansion Out pins are generally connected only to Expansion In pins, the user need not be concerned with actual timing in a normal Depth Expanded application unless extreme propagation delays exist between the XO/XI pin pairs.

Expansion Out pulses are the image of the WRITE and READ signals that cause them; delayed in time by $\mathrm{t}_{\mathrm{XOL}}$ and $\mathrm{t}_{\mathrm{XOH}}$. The Expansion Out signal is propagated when the last physical location in the memory array is written and again when it is read (Last Read). This is in contrast to when the Full and Empty Flags are activated, which is in response to writing and reading a last available location.

FIGURE 11. EXPANSION OUT TIMING


AC ELECTRICAL CHARACTERISTICS

$$
\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \text { volts } \pm 10 \%\right)
$$

| SYM | PARAMETER | 4503.50 |  | 4503.65 |  | 4503-80 |  | 4503.10 |  | 4503.12 |  | 4503.15 |  | 4503-20 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | Max | MIN | max | MIN | max | MIN | Max | MIN | max | MIN | max | MIN | max |  |  |
| $\mathrm{t}_{\mathrm{xOL}}$ | Expansion Out Low |  | 40 |  | 55 |  | 70 |  | 75 |  | 90 |  | 115 |  | 150 | ns |  |
| $\mathrm{t}_{\mathrm{XOH}}$ | Expansion Out High |  | 45 |  | 60 |  | 80 |  | 90 |  | 100 |  | 125 |  | 155 | ns |  |

When in Depth Expansion mode, a given MK4503 will begin writing and reading as soon as valid WRITE and READ signals begin, provided FL was grounded at RESET time. A MK4503 in Depth Expansion mode with FL high at RESET will not begin writing until after an Expansion In pulse occurs.

It will not begin reading until a second Expansion In pulse occurs and the Empty Flag has gone high. Expansion In pulses must occur $\mathrm{t}_{\text {xIS }}$ before the WRITE and READ signals they are intended to enable. Minimum Expansion In pulse width, $\mathrm{t}_{\mathrm{XI}}$, and recovery time, $\mathrm{t}_{\mathrm{XIR}}$, must be observed.

FIGURE 12. EXPANSION IN TIMING


AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=+5.0\right.$ volts $\left.\pm 10 \%\right)$

| SYM | PARAMETER | 4503.50 |  | 4503.65 |  | 4503.80 |  | 4503-10 |  | 4503.12 |  | 4503.15 |  | 4503-20 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | Max | MIN | Max | MIN | max | MIN | Max | MIN | Max | MIN | max | MIN | max |  |  |
| $\mathrm{t}_{\mathrm{x} 1}$ | Expansion In Pulse Width | 45 |  | 60 |  | 75 |  | 95 |  | 115 |  | 145 |  | 195 |  | ns | 1 |
| $\mathrm{t}_{\text {XIR }}$ | Expansion In Recovery Time | 15 |  | 15 |  | 20 |  | 20 |  | 20 |  | 25 |  | 35 |  | ns |  |
| $\mathrm{t}_{\text {XIS }}$ | Expansion In Setup Time | 20 |  | 25 |  | 30 |  | 45 |  | 50 |  | 60 |  | 85 |  | ns |  |

## COMPOUND EXPANSION

The two expansion techiques described above can be applied together in a straight forward manner to achieve large FIFO arrays (see Figure 13).

## BIDIRECTIONAL APPLICATIONS

Applications, which require data buffering between
two systems (each system capable of READ and WRITE operations), can be achieved by pairing MK4503s, as shown in Figure 14. Care must be taken to assure that the appropriate flag is monitored by each system. (i.e. $\overline{\mathrm{FF}}$ is monitored on the device where $\bar{W}$ is used; $\overline{E F}$ is monitored on the device where $\overline{\mathbf{R}}$ is used.) Both Depth Expansion and Width Expansion may be used in this mode.

FIGURE 13. COMPOUND FIFO EXPANSION


## NOTES

1. For depth expansion block see DEPTH EXPANSION Section and Figure 10.
2. For Flag operation see WIDTH EXPANSION Section and Figure 8.

FIGURE 14. BIDIRECTIONAL FIFO APPLICATION



#### Abstract

ABSOLUTE MAXIMUM RATINGS* Voltage on any pin relative to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to +7.0 V Operating Temperature $\mathrm{T}_{\mathrm{A}}$ (Ambient) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Total Device Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Watt Output Current per Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA "Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these, or any other conditions above those indicated in the operational sections of this specification, is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.


RECOMMENDED DC OPERATING CONDITIONS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V | 3 |
| GND | Ground | 0 | 0 | 0 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Logic " 1 " Voltage All Inputs | 2.0 |  | $\mathrm{~V}_{\mathrm{CC}}+.3$ | V | 3,9 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic " 0 " Voltage All Inputs | -0.3 |  | 0.8 | V | $3,4,9$ |

DC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}\right)\left(V_{C C}=5.0\right.$ volts $\left.\pm 10 \%\right)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Current (Any Input) | -1 | 1 | $\mu \mathrm{~A}$ | 5 |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Leakage Current | -10 | 10 | $\mu \mathrm{~A}$ | 6 |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output Logic "1"' Voltage $\mathrm{I}_{\text {OUT }}=-1 \mathrm{~mA}$ | 2.4 |  | V | 3 |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Logic "0" Voltage $\mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}$ |  | 0.4 | V | 3 |
| $\mathrm{I}_{\mathrm{CC}}$ | Average $\mathrm{V}_{\mathrm{CC}}$ Power Supply Current |  | 120 | mA | 7 |
| $\mathrm{I}_{\mathrm{CC}}$ | Average <br> $\left(\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \mathbf{R T}=\mathrm{V}_{\mathrm{IH}}\right)$ |  | 12 | mA | 7 |
| $\mathrm{I}_{\mathrm{CC} 3}$ | Power Down Current <br> $(A l l$ <br> Inputs $\left.\geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}\right)$ |  | 4 | mA | 7 |

## AC ELECTRICAL CHARACTERISTICS

$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\left(V_{C C}=+5.0\right.$ volts $\left.\pm 10 \%\right)$

| SYM | PARAMETER | TYP | MAX | NOTES |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{l}}$ | Capacitance on Input Pins |  | 7 pF |  |
| $\mathrm{C}_{\mathrm{Q}}$ | Capacitance on Output Pins |  | 12 pF | 8 |

## NOTES

1. Pulse widths less than minimum values are not allowed.
2. Measured with $0.0 \leq \mathrm{V}_{I N} \leq \mathrm{V}_{\mathrm{CC}}$.
3. Measured using output load shown in Output Load Diagram.
4. All voltages are referenced to ground.
5. -1.5 volt undershoots are allowed for 10 ns once per cycle.
6. $\bar{R} \geq V_{I H}, 0.0 \geq V_{\text {OUT }} \leq V_{\text {CC }}$.
7. ICC measurements are made with outputs open.
8. With output buffer deselected.
9. Input levels tested at 500 ns cycle time.

FIGURE 15. OUTPUT LOAD


AC TEST CONDITIONS:
Input Levels
GND to 3.0 V
Transition Times 5 ns
Input Signal Timing Reference Level ................... 1.5 V
Output Signal Timing Reference Level 0.8 V and 2.2 V
Ambient Temperature $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$V_{C C}$ $5.0 \mathrm{~V} \pm 10 \%$

FIGURE 16. MK4503 PLASTIC (N TYPE) DUAL-IN-LINE, 28 PINS


FIGURE 17. MK4503 PLASTIC LEADED CHIP CARRIER, 32 PIN (K TYPE)


| Dim. | mm |  | inches |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 3.048 | 3.556 | .120 | .140 |
| A1 | 1.981 | 2.413 | .078 | .095 |
| B | 0.330 | 0.533 | .013 | .021 |
| B1 | 0.660 | 0.812 | .026 | .032 |
| D | 12.319 | 12.573 | .485 | .495 |
| D1 | 11.353 | 11.506 | .447 | .453 |
| D2 | 9.906 | 10.922 | .390 | .430 |
| E | 14.859 | 15.113 | .585 | .595 |
| E1 | 13.893 | 14.046 | .547 | .553 |
| E2 | 12.446 | 13.462 | .490 | .530 |

## ORDERING INFORMATION

| PART NO. | ACCESS TIME | R/W CYCLE <br> TIME | CLOCK FREQ. | PACKAGE TYPE | TEMPERATURE <br> RANGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MK4503N-50 | 50 ns | 65 ns | 15.3 MHz | 28 Pin Plastic DIP | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4503N-65 | 65 ns | 80 ns | 12.5 MHz | 28 Pin Plastic DIP | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4503N-80 | 80 ns | 100 ns | 10.0 MHz | 28 Pin Plastic DIP | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4503N-10 | 100 ns | 120 ns | 8.3 MHz | 28 Pin Plastic DIP | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4503N-12 | 120 ns | 140 ns | 7.1 MHz | 28 Pin Plastic DIP | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4503N-15 | 150 ns | 175 ns | 5.7 MHz | 28 Pin Plastic DIP | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4503N-20 | 200 ns | 235 ns | 4.2 MHz | 28 Pin Plastic DIP | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4503K-50 | 50 ns | 65 ns | 15.3 MHz | 32 Pin PLCC | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4503K-65 | 65 ns | 80 ns | 12.5 MHz | 32 Pin PLCC | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4503K-80 | 80 ns | 100 ns | 10.0 MHz | 32 Pin PLCC | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4503K-10 | 100 ns | 120 ns | 8.3 MHz | 32 Pin PLCC | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4503K-12 | 120 ns | 140 ns | 7.1 MHz | 32 Pin PLCC | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4503K-15 | 150 ns | 175 ns | 5.7 MHz | 32 Pin PLCC | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK4503K-20 | 200 ns | 235 ns | 4.2 MHz | 32 Pin PLCC | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |

## $512 \times 8$ CMOS BiPORT ${ }^{\text {m }}$ RAM

- SINGLE CHIP BI-DIRECTIONAL MESSAGE PASSING
- SOFTWARE CONTROLLED INTERRUPT OUTPUTS
- ADDRESSABLE STATUS/CONTROL FLAGS
- IDENTICAL PORTS, 3-WIRE CONTROLLED I/O

PIN NAMES

| $A D-$ Address/Data I/O | $\overline{\text { INT }}$ - Interrupt Output |
| :--- | :--- |
| $\overline{C E}-$ Chip Enable | GND - Ground |
| $\overline{O E}-$ Output Enable | $V_{C C}$ - +5 Volts |
| $\overline{\text { WE }}$ - Write Enable | NC - No Connection |


| Part Number | Access Time | Cycle Time | Cycle Rate |
| :--- | :---: | :---: | :---: |
| MK4511-12 | 120 ns | 150 ns | 6.67 MHz |
| MK4511-15 | 150 ns | 190 ns | 5.26 MHz |
| MK4511-20 | 200 ns | 250 ns | 4.00 MHz |

## DESCRIPTION

The MK4511 dual port RAM contains a single 512 $\times 9$ CMOS memory matrix that can be accessed simultaneously from both of the input/output ports. Dual port operation is achieved through the use of a memory array composed of BiPORT memory cells. Each memory cell is accessible from both ports at all times.

Pin count is kept low through the use of address/data multiplexing. This technique is being used on advanced microprocessors and other devices to keep pin counts and package sizes down.

The MK4511 incorporates all functions required for dual port operations, including software controlled interrupt outputs. Use of the interrupt outputs is optional, allowing both polled and interrupt controlled applications.


## SINGLE PORT OPERATIONS

The MK4511 may be viewed from either port as an ordinary three wire controlled $512 \times 9$ static RAM. Timing of read and write operations is altogether
conventional; the presence of the other port is effectively transparent to the accessing processor. Therefore, all timing parameters are specified without references that differentiate between the ports.

FIGURE 2. MK4511 BLOCK DIAGRAM


## READ MODE

The MK4511 is in Read Mode whenever Chip Enable ( $\overline{C E}$ ) is low and Write Enable ( $\overline{W E}$ ) is high. A stable address must be placed onto the AD lines $t_{\text {AS }}$ prior to Chip Enable becoming active. The address must be held valid for $t_{A H}$ following the falling edge of CE.

In Read Mode the bi-directional AD lines are driven alternately by the user and the MK4511. Bus con-
tention will occur if the user's address driver remains active too long. An Output Enable input ( $\overline{\mathrm{OE}}$ ) is provided, offering an improved ability to avoid bus contention. The OE control keeps the AD lines in a high impedance state while held high and for $t_{\text {OEL }}$ after it goes low. Output data will be valid at the latter of $t_{\text {OEA }}$ or $t_{\text {CEA }}$. A Chip Enable recovery time ( $t_{\text {CER }}$ ) must be observed between assertions of CE.

FIGURE 3. READ-READ-READ MODIFY WRITE


## READ CYCLE TIMING

AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETERS | MK4511-12 |  | MK4511-15 |  | MK4511-20 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 150 |  | 190 |  | 250 |  | ns |  |
| $t_{\text {AS }}$ | Address Setup Time | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {AH }}$ | Address Hold Time | 20 |  | 25 |  | 35 |  | ns |  |
| $\mathrm{t}_{\text {CEA }}$ | Chip Enable Access Time |  | 120 |  | 150 |  | 200 | ns | 1 |
| $\mathrm{t}_{\text {OEL }}$ | Output Enable to Lo-Z | 15 |  | 15 |  | 15 |  | ns |  |
| $\mathrm{t}_{\text {OEA }}$ | Output Enable Access Time |  | 55. |  | 70 |  | 90 | ns | 1 |
| $\mathrm{t}_{\mathrm{OH}}$ | Valid Data Out Hold Time | 5 |  | 5 |  | 5 |  | ns | 1 |
| $\mathrm{t}_{\text {cez }}$ | Chip Enable Hi to $\mathrm{Hi}-\mathrm{Z}$ |  | 90 |  | 110 |  | 150 | ns |  |
| toez | Output Enable Hi to $\mathrm{Hi}-\mathrm{Z}$ |  | 40 |  | 50 |  | 65 | ns |  |
| $t_{\text {WEZ }}$ | Write Enable Lo to Hi-Z |  | 40 |  | 50 |  | 65 | ns |  |
| $t_{\text {CER }}$ | Chip Enable Recovery Time | 30 |  | 40 |  | 50 |  | ns |  |

## WRITE MODE

The MK4511 is in Write Mode whenever Write Enable (WE) and Chip Enable (CE) are active low. As in Read Mode, the falling edge of CE latches the addresses present at the AD lines. The same addresses set-up and hold times apply. Input to the AD pins must then change from the address to input data. Input data present on the AD lines must be stable for $t_{D S}$ prior to the end of write and must remain valid for $t_{\mathrm{DH}}$ afterward. A write cycle may be ended by the rising edge of WE or CE. Chip Enable recovery time must also be observed in write mode.

Even if $\overline{\text { WE }}$ becomes active prior to $\overline{C E}$ becoming
active, $\overline{\mathrm{CE}}$ falling actually begins the cycle, latching the address present on the AD lines. Such cycles must reference $t_{\text {WEW }}, t_{D S}$ and $t_{D H}$ to the rising and failing edges of CE and WE.

Read-Modify-Write cycles are possible if the outputs are enabled and the assertion of WE is delayed through $\mathrm{t}_{\mathrm{CEA}}$. The write cycle will begin when WE goes low. WE going low or OE going high will return the output drivers to high-Z within $t_{\text {WEZ }}$ or $\mathrm{t}_{\text {OEZ }}$ respectively. The address latched when CE went low is still the valid address as the write cycle proceeds. The cycle is ended by the earlier rising edge of CE or WE.

FIGURE 4. WRITE-WRITE-READ MODIFY WRITE


WRITE CYCLE TIMING
AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETERS | MK4511-12 |  | MK4511-15 |  | MK4511-20 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $t_{\text {w }}$ c | Write Cycle Time | 150 |  | 190 |  | 250 |  | ns |  |
| $\mathrm{t}_{\text {CEW }}$ | Chip Enable to End of Write | 120 |  | 150 |  | 200 |  | ns |  |
| $\mathrm{t}_{\text {WEW }}$ | Write Enable to End of Write | 80 |  | 105 |  | 130 |  | ns |  |
| $\mathrm{t}_{\text {DS }}$ | Data Setup Time | 40 |  | 55 |  | 65 |  | ns |  |
| $t_{\text {DH }}$ | Data Hold Time | 10 |  | 10 |  | 10 |  | ns |  |

## DUAL PORT OPERATIONS

## INTERRUPT CONTROL

Although the Interrupt Control Registers for each port are accessed in parallel with RAM locations $000_{H}$ and $1 \mathrm{FF}_{\mathrm{H}}$, they do not reside within the RAM array. They do not derive their control inputs from the RAM cells' status. In fact, changing the RAM location's contents via an opposite port will not affect a Interrupt Control Register at all. Therefore, for example, Port Y writing to address $000_{\mathrm{H}}$ can-
not affect the status of the Port X Interrupt Register.
The lower three bits of each byte written to the top and bottom addresses are the ones routed simultaneously to the Interrupt Control Registers. The Interrupt Control Registers consists of three flip-flops per port that serve as the Interrupt Request/Cancel flag (REQ/CAN), Interrupt Output Enable/Disable flag (ENADIS) and Interrupt Acknowledge/Ready flag (ACK/RDY). As Figure 5 shows, the logic attached to the Interrupt Control Registers interprets interrupt status and drives the Interrupt Outputs.

FIGURE 5. MK4511 INTERRUPT CONTROL REGISTERS AND INTERRUPT LOGIC


## INTERRUPT BYTE STRUCTURE

Because only the lower 3 bits of each interrupt byte are used to control the interrupt logic, the six MSBs written to the RAM have no affect on the state of the interrupt outputs, and may be used for any other purpose. The functions of the three control bits are:

## Interrupt Output Enable/Disable <br> ENA/DIS ${ }_{\mathbf{X}}\left(A D_{\mathrm{X}_{1}}\right)$ and ENA/DIS ${ }_{\mathbf{Y}}\left(A D_{\mathrm{Y}_{1}}\right)$

Each port can disable its own interrupt outputs by writing a $0\left(X X X X X X X O X_{2}\right)$ into its ENA/DIS bit. If disabled, the interrupt pin will remain high regardless of interrupt requests from the other port. If an interrupt is requested of a disabled port, and an enabling 1 is later written into ENA/DIS of the disabled port, the interrupt output will go low $t_{\text {WIL }}$ following the rising edge of the enabling write. Disabling a port with an active interrupt output pin will result in the output going high $\mathrm{t}_{\text {WIH }}$ after the end of the disabling write.

## Interrupt Request/Cancel REQ/CAN $\mathbf{X}_{\mathbf{X}}\left(\mathrm{AD}_{\mathbf{x}_{0}}\right)$ and REQ/CAN ${ }_{\mathbf{Y}}\left(\mathrm{AD}_{\mathrm{Y}_{0}}\right)$

Assuming that the Enable and Ready flags are set, writing a 1 into a REQ/CAN bit drives an enabled interrupt output pin on the opposite port low. The interrupt line will be driven low $\mathrm{t}_{\text {wIL }}$ following the end of the write that places a 1 in the REQ/CAN bit. For example, when $\mathrm{XXXXXXXX1} 1_{2}$ is written into location $000_{H}$ setting REQ/CAN $X, \overline{\text { INT }}_{Y}$ will go active low within $t_{\text {wIL }}$. Writing a 0 into the REQ/CAN bit cancels the interrupt request, returning the INT output to a high state $\mathrm{t}_{\text {WIH }}$ after the end of write.

## Interrupt Acknowledge/Ready $A C K / \operatorname{RDY}_{X}\left(A D_{X_{2}}\right)$ and $A C K / \operatorname{RDY}_{Y}\left(A D_{Y_{2}}\right)$

Once an interrupt has been received at a port, the interrupt can be turned off by writing a 1 ( $X X X X X X 1 X X_{2}$ ) into the ACK/RDY bit of the receiving port. Writing an acknowledge will cause the interrupt output to go high $t_{\text {wiH }}$ after the end of the write. The interrupt request flag cannot be set while the acknowledge flag is active. An acknowledge must always be followed with a ready (writing a 0 over the 1) before requests from the other port can be recognized. Interrupt requests can be recognized $t_{\text {RRR }}$ after a ready.

FIGURE 6. INTERRUPT REQUEST TIMING


## INTERRUPT OUTPUT TIMING

## AC ELECTRICAL CHARACTERISTICS

$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETERS | MK4511-12 |  | MK4511-15 |  | MK4511-20 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $\mathrm{t}_{\text {WIL }}$ | End of Write to INT Low |  | 50 |  | 60 |  | 85 | ns |  |
| $\mathrm{t}_{\text {WIH }}$ | End of Write to INT High |  | 50 |  | 60 |  | 85 | ns |  |
| $t_{\text {RRR }}$ | Ready to Request Recognized |  | 10 |  | 10 |  | 15 | ns |  |

## IMPLEMENTATION

Use of the interrupt feature is completely optional, allowing simple implementation of either interrupt driven or polled inter-processor communications applications. Either port can read or write any of the 512 bytes without restriction. Users who choose not to utilize the interrupt feature should leave the interrupt pins unconnected.

Any inter-processor communications application will doubtless employ some type of semaphore scheme. The use of the REQ/CAN, ENA/DIS and ACK/RDY bits allow for each port to follow the exact status of the other port. The following example covers the case of port $X$ interrupting port $Y$ but applies equally well for port Y interrupting port X .

An Example Approach to Inter-processor Communications Using Pre-Allocated Memory Blocks and Interrupts

Pre-define six memory blocks of 85 bytes each (for a total of 510 bytes). Assign some number of blocks (probably three) to the X port and the balance to the Y port. Each port will write only to its assigned memory blocks, preventing port $X$ and port $Y$ attempting to load their messages into the same area.

Write the message to be passed into the Port $X$ message area. When finished, read ACK/RDY ${ }_{Y}$. If ready, request an interrupt on port Y by writing a 1 into REQ/CAN ${ }_{X}$. Indicate which message block(s) contain valid message data, using the upper six bits of the interrupt register byte.

Now, acknowledge the interrupt to Port $Y$ by writing a 1 to the acknowledge flag on Port Y . Begin reading the message via Port Y. The acknowledge should not be removed until after the message has been read. When it has been, set the ACK/RDY ${ }_{Y}$ flag to ready.

Check to see that the message was received. Monitor ACK/RDY ${ }_{Y}$ via Port X. Changes to the message block should not be made by Port $X$ until ACK/RDY ${ }_{Y}$ is zero, indicating Port $Y$ has finished reading its message.

## COLLISION

The central objective of the MK4511 design effort was to produce a component that makes implementation of asynchronous, random access dual port memory applications, that can assure data integrity, as simple and inexpensive to design and implement as possible.

Data integrity can be called into question if port to port collision occurs. A collision is defined as both
ports attempting to write at the same address or one port reading and one writing at the same address at the same time.

While a collision is generally considered undesirable, the conditions that can lead to ill-defined results are definable and manageable. In the case of a write/write collision, the data stored at the address in question may or may not have any similarity to either write attempted or the previously resident data if the delay between the ends of the writes ( $t_{w w}$ ) is not long enough. On the other hand, write/read collisions do not affect the integrity of data storage, but do have an impact on the validity of output data at definable points in time (topl and $t_{\text {oov }}$ ). Figures 7 and 8 describe these conditions.

All of the parameters indicated reference the validity of the entire byte of data. Individual bits of a byte change state at slightly different rates. Though this is a subtle distinction, it is nonetheless important, particularly in the case of monitoring ACK/RDY. Be aware that a read may catch the ready bit at a valid zero before the rest of the byte has finished transition. Nevertheless, because there is no reason for the ready bit to go low, other than that the opposite port is writing a zero into it, catching it low is a reliable indication that the other port is ready. This is all to say that single significant bit flag write/read operations can proceed reliably under collision conditions where byte wide operations cannot.

Simultaneous reads at the same address will always produce valid data and are therefore not considered a collision in this context.

FIGURE 7. MINIMUM WRITE TO WRITE LATENCY FOR VALID DATA STORAGE


FIGURE 8. SIMULTANEOUS READ WRITE TIMING


## COLLISION TIMING

AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

|  |  | MK4511-12 |  | MK4511-15 |  | MK4511-20 |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYM | PARAMETERS | MIN | MAX | MIN | MAX | MIN | MAX | UNITS | NOTES |
| $\mathrm{t}_{\text {ODI }}$ | Output Data Indeterminant | 10 |  | 10 |  | 10 |  | ns |  |
| $\mathrm{t}_{\text {ODV }}$ | Output Data Valid |  | 90 |  | 115 |  | 150 | ns |  |
| $\mathrm{t}_{\text {WWL }}$ | Write to Write Latency | 80 |  | 105 |  | 130 |  | ns |  |

ABSOLUTE MAXIMUM RATINGS*

| Voltage on any pin relative to GND | -0.3 V to +7.0 V |
| :---: | :---: |
| Ambient Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Ambient Storage Temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Total Device Power Dissipation | 1 Watt |
| Output Current per Pin | 0 mA |

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETERS | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V | 2 |
| GND | Supply Voltage | 0 | 0 | 0 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Logic 1 Voltage, All Inputs | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | V | 2,3 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Voltage, All Inputs | -0.3 |  | 0.8 | V | 2,3 |

DC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETERS | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $I_{\text {CC1 }}$ | Average Power Supply Current per Port |  | 25 | mA | 4 |
| $\mathrm{I}_{\mathrm{CC} 2}$ | TTL Standby Current per Port |  | 2.5 | mA | 5 |
| $\mathrm{I}_{\mathrm{CC} 3}$ | CMOS Standby Current per Port |  | 1 | mA | 6 |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Current | -1 | +1 | $\mu \mathrm{~A}$ | 7 |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Leakage Current (Any Output Pin) | -5 | +5 | $\mu \mathrm{~A}$ | 7 |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output Logic 1 Voltage $\left(\mathrm{I}_{\mathrm{OUT}}=-1 \mathrm{~mA}\right)$ | 2.4 |  | V | 2 |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Logic 0 Voltage $\left(I_{\text {OUT }}=2.1 \mathrm{~mA}\right)$ |  | 0.4 | V | 2 |

## CAPACITANCE

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYM | PARAMETERS | TYP | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: |
| $C_{1}$ | Capacitance on any Input Pin | 4 | pF | 8 |
| $\mathrm{C}_{\mathrm{O}}$ | Capacitance on any Output Pin | 10 | pF | 8,9 |

## NOTES

1. Measured with load shown in Figure 9.
2. All voltages referenced to GND.
3. No more than one negative undershoot or positive overshoot of 1.5 V with a maximum pulse width of 10 ns is allowed once per cycle.
4. Output buffer is deselected, both ports are active.
5. All inputs $=\mathrm{V}_{\mathrm{IH}}$.
6. All inputs $\geq V_{C C}-0.2 V$
7. Measured with GND $\leq V_{1} \leq V_{C C}$ and outputs deselected.
8. Effective capacitance is calculated as follows: $\quad C=\frac{\Delta Q}{\Delta V}$
$\Delta V=3 V$ $\Delta V=3 V$
9. Output buffer is deselected.

## AC TEST CONDITIONS

Input Levels GND to 3.0 V
Transition Times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 ns
Input Signal Timing Reference Level . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 V
Output Signal Timing Reference Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8 V and 2.2 V
Ambient Temperature $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$V_{c c}$ $5.0 \mathrm{~V} \pm 10$ percent

FIGURE 9. EQUIVALENT OUTPUT LOAD CIRCUIT


FIGURE 10. MK4511 PLASTIC LEADED CHIP CARRIER, 32 PIN (K TYPE)


| Dim. | mm |  | inches |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 3.048 | 3.556 | .120 | .140 |
| A1 | 1.981 | 2.413 | .078 | .095 |
| B | 0.330 | 0.533 | .013 | .021 |
| B1 | 0.660 | 0.812 | .026 | .032 |
| D | 12.319 | 12.573 | .485 | .495 |
| D1 | 11.353 | 11.506 | .447 | .453 |
| D2 | 9.906 | 10.922 | .390 | .430 |
| E | 14.859 | 15.113 | .585 | .595 |
| E1 | 13.893 | 14.046 | .547 | .553 |
| E2 | 12.446 | 13.462 | .490 | .530 |

FIGURE 11. MK4511 28 PIN PLASTIC DIP (N TYPE)


| Dim. | mm |  | inches |  | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |
| A | - | 5.334 | - | 210 | 2 |
| A1 | 0.381 | - | .015 | - | 2 |
| A2 | 3.556 | 4.064 | .140 | .160 |  |
| B | 0.381 | 0.533 | .015 | .021 | 3 |
| B1 | 1.27 | 1.778 | .050 | .070 |  |
| C | 0.203 | 0.304 | .008 | .012 | 3 |
| D | 36.576 | 37.338 | 1.440 | 1.470 | 1 |
| D1 | 1.651 | 2.159 | .065 | .085 |  |
| E | 15.24 | 15.875 | .600 | .625 |  |
| E1 | 13.462 | 14.224 | .530 | .560 |  |
| e1 | 2.286 | 2.794 | .090 | .110 |  |
| eA | 15.24 | 17.78 | .600 | .700 |  |
| L | 3.048 | - | .120 | - |  |

NOTES

1. OVEAALL LENGTH INCLUDES OLOAS ON EITHER ENO OF THE PACKAGE
2. PACKAGE STANDOFF TO BE MEASURED PER JEDEC REQUIREMENTS.
3. THE MAXIMUM LIMIT SHALL BE INCREASED BY 003 IN. WHEN
SOLDER LEAD FINISH IS SPECIFIED

## ORDERING INFORMATION

MK4511

| ROOT PART |
| :---: |
| NUMBER | $\frac{x}{\text { PACKAGE }} \frac{-X X}{\text { SPEED }} \quad$ TEMP RANGE MK4505M/4505S(N) -25/33/50

## VERY HIGH-SPEED CMOS CLOCKED FIFO

PRELIMINARY DATA

- $1024 \times 5$ ORGANIZATION
- VERY HIGH PERFORMANCE

| Part No. | Cycle Time | Cycle <br> Frequency | Access <br> Time |
| :---: | :---: | :---: | :---: |
| $4505-25$ | 25 ns | 40 MHz | 15 ns |
| $4505-33$ | 33 ns | 30 MHz | 20 ns |
| $4505-50$ | 50 ns | 20 MHz | 25 ns |

- RIIING EDGE TRIGGERED CLOCK INPUTS
- SUPPORTS FREE-RUNNING 40\% TO 60\% DUTY CYCLE CLOCK INPUTS
- SEPARATE READ AND WRITE ENABLE INPUTS
- BiPORT™ RAM ARCHITECTURE ALLOWS FULLY ASYNCHRONOUS AND SIMULTANEOUS READNRITE OPERATION
- CASCADABLE TO ANY DEPTH WITH NO ADDITIONAL LOGIC
- WIDTH EXPANDABLE TO MORE THAN 40 BITS WITH NO ADDITIONAL LOGIC
- HALF FULL STATUS FLAG
- FULL AND EMPTY FLAGS, ALMOST FULL, ALMOST EMPTY, INPUT READY, OUTPUT VALID STATUS FLAGS (4505M)
- FULLY TTL COMPATIBLE
- 300 MIL PLASTIC DIP


## PIN NAMES

| $\mathrm{D}_{0}-\mathrm{D}_{4}$ | - Data Input |
| :--- | :--- |
| $\mathrm{Q}_{0}-\mathrm{Q}_{4}$ | - Data Output |
| $\mathrm{CK}_{\mathrm{W}}, \mathrm{CK}_{\mathrm{R}}$ | - Write and Read Clock |
| $\mathrm{WE}_{1}$ | - Write Enable Input 1 |
| $\mathrm{RE}_{1}$ | - Read Enable Input 1 |
| $\mathrm{RS}^{1}$ | - Reset (Active Low) |
| HF | - Half Full Flag |
| $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{SS}}$ | -+5 Volt, Ground |

Supersedes publication for January 1988.


FIGURE 1. PIN CONFIGURATION


$\begin{array}{ll}20 & v_{c c} \\ 19 & C K_{w} \\ 18 & W E_{1} \\ 17 & W_{2} \\ 16 & \mathrm{HF} \\ 15 & a_{4} \\ 14 & a_{3} \\ 13 & a_{2} \\ 12 & a_{1} \\ 11 & a_{0}\end{array}$
(4505M Only)
$\overline{\overline{F F}, \overline{E F}} \quad$ - Full and Empty Flag (Active Low)
AF, AE - Almost Full, Almost Empty Flag
DR, QV - Input Ready, Output Valid
(4505S Only)

| $W E_{2}$ | - Write Enable Input 2 |
| :--- | :--- |

$\mathrm{RE}_{2} \quad$ - Read Enable Input 2 (Rising Edge Triggered 3 State Control)

## DESCRIPTION

The MK4505 is a Very High Speed $1 \mathrm{~K} \times 5$ Clocked FIFO memory. It achieves its high performance through the use of a pipelined architecture, a $1.2 \mu$ full CMOS, single poly, double level metal process, and a memory array constructed using SGSTHOMSON's 8 transistor BiPORT memory cell.

The device is designed for use in applications where data is moving through a system on a square wave clock; applications such as digitized video and audio, image processing, A-to-D and D-to-A conversions, high speed data links, Radar return sampling or data tracing.
FIGURE 2. BLOCK DIAGRAM MK4505M/4505S


4505M (MASTER) WRITE TRUTH TABLE

| $\mathrm{CK}_{\text {w }}$ | PRESENT STATE |  |  |  | HEXT OPERATION | NEXT State |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { RS }}$ | WE ${ }_{1}$ | $\overline{\mathbf{F F}}$ | DR |  | $\overline{\text { FF }}$ | DR | D |
| X | 0 | X | X | X | Reset | 1 | 1 | Don't Care |
| $\uparrow$ | 1 | 0 | 0 | 0 | No.Op | ? | ? | Don't Care |
| $\uparrow$ | 1 | 0 | 1 | 1 | No.Op | 1 | 1 | Don't Care |
| $\uparrow$ | 1 | 1 | 0 | 0 | No.Op | ? | ? | Don't Care |
| $\uparrow$ | 1 | 1 | 1 | 1 | Write | ? | ? | Data In |

? = The "Next State" logic level is unknown due to the possible occurrence of a read operation.

## 4505M (MASTER) READ TRUTH TABLE

| $\mathrm{CK}_{\mathrm{R}}$ | PRESENT STATE |  |  |  | MEXT | next state |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\mathrm{RE}_{1}$ | $\overline{\text { EF }}$ | QV |  | $\overline{\text { EF }}$ | av | 0 |
| X | 0 | X | X | X | Reset | 0 | 0 | Hi Z |
| $\uparrow$ | 1 | 0 | 0 | 0 | Inhibit | ? | 0 | Hi 2 |
| $\uparrow$ | 1 | 0 | 0 | 1 | Inhibit | ? | 0 | Hi 2 |
| $\uparrow$ | 1 | 0 | 1 | 0 | Hold | 1 | 1 | Previous 0 |
| $\uparrow$ | 1 | 0 | 1 | 1 | Hold | 1 | 1 | Previous 0 |
| $\uparrow$ | 1 | 1 | 0 | 0 | Inhibit | ? | 0 | Hi Z |
| $\uparrow$ | 1 | 1 | 0 | 1 | Inhibit | ? | 0 | Hi Z |
| $\uparrow$ | 1 | 1 | 1 | 0 | Read | ? | 1 | Data Out |
| $\uparrow$ | 1 | 1 | 1 | 1 | Read | ? | 1 | Data Out |

? = The "Next State" logic level is unknown due to the possible occurrence of a write operation

4505S (SLAVE) WRITE TRUTH TABLE

| $\mathrm{CK}_{\text {w }}$ | PRESENT STATE |  |  | NEXT OPERATION | $\begin{gathered} \text { NEXT STATE } \\ \hline \mathrm{D} \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\mathrm{WE}_{1}$ | $\mathrm{WE}_{2}$ |  |  |
| X | 0 | X | X | Reset | Don't Care |
| $\uparrow$ | 1 | 0 | 0 | $\mathrm{No} \cdot \mathrm{Op}$ | Don't Care |
| $\uparrow$ | 1 | 0 | 1 | No.Op | Don't Care |
| $\uparrow$ | 1 | 1 | 0 | No.Op | Don't Care |
| $\uparrow$ | 1 | 1 | 1 | Write | Data In |

4505S (SLAVE) READ TRUTH TABLE

| CK | PRESENT STATE |  |  | MEXT OPERATION | $\begin{gathered} \text { NEXT STATE } \\ \hline \mathbf{0} \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { RS }}$ | RE ${ }_{1}$ | $\mathrm{RE}_{2}$ |  |  |
| X | 0 | X | X | Reset | Hi Z |
| $\uparrow$ | 1 | 0 | 0 | Inhibit | Hi $Z$ |
| $\uparrow$ | 1 | 0 | 1 | Hold | Previous 0 |
| $\uparrow$ | 1 | 1 | 0 | Inhibit | Hi Z |
| $\uparrow$ | 1 | 1 | 1 | Read | Data Out |

[^4]
## WRITE OPERATIONS

The device will perform a Write on the next rising edge of the Write Clock ( $\mathrm{CK}_{\mathrm{W}}$ ) whenever (see figure 3):

- (4505S) $W E_{1}$ and $W E_{2}$ are high at the rising edge of the clock.
$-(4505 \mathrm{M}) \mathrm{WE}_{1}$ and $\overline{\mathrm{FF}}$ are high at the rising edge of the clock.

Because the device only re-evaluates and updates the Full Flag ( $\overline{F F}$ ) on the rising edge of $\mathrm{CK}_{\mathrm{w}}$, the appearance of an active Full Flag at valid flag access time, $\mathrm{t}_{\text {F1A }}$, assures the user that the next rising edge of $\mathrm{CK}_{w}$ will generate a NO-OP condition.

## READ AND HOLD OPERATIONS

The device will perform a Read on the next rising edge of the Read Clock ( $\mathrm{CK}_{\mathrm{R}}$ ) whenever (see figure 4):

- (4505S) $\mathrm{RE}_{1}$ and $\mathrm{RE}_{2}$ are high at the rising edge of the clock.
$-(4505 \mathrm{M}) \mathrm{RE}_{1}$ and $\overline{\mathrm{EF}}$ are high at the rising edge of the clock.

Because the device only re-evaluates and updates the Empty Flag (EF) on the rising edge of CK $_{R}$, the appearance of an active Empty Flag at valid flag access time, $\mathrm{t}_{\text {F1A }}$, assures the user that the next rising edge of $\mathrm{CK}_{\mathrm{R}}$ will generate an inhibit condition. All $Q$ outputs will be High $Z$ at $t_{Q Z}$ from the rising edge of $\mathrm{CK}_{\mathrm{R}}$.

The device will perform a Hold Cycle (hold over previous data) if $R E_{1}$ is low at the rising edge of the clock ( $\mathrm{CK}_{\mathrm{R}}$ ). If $\mathrm{EF}\left(4505 \mathrm{M}\right.$ ) or $\mathrm{RE}_{2}(4505 \mathrm{~S})$ is low at the rising edge of the clock, then the outputs will go to High-Z.

## RESET

$\overline{\mathrm{RS}}$ is an asynchronous master reset input. A Reset is required after power-up, before first write. Reset commences on the falling edge of RS irrespective of the state of any other input or output. The user is required to observe Reset Set Up Time (t $\mathrm{t}_{\mathrm{sS}}$ ) only if the device is enabled (see Figure 6). The $t_{\text {RSS }}$ specification is a don't care if the device remains disabled $\left(\mathrm{WE}_{1}=R E_{1}=\right.$ LOW $)$. All status flag outputs will be valid $t_{\text {RSA }}$ from the falling edge of RS, and all Q data outputs will be high impedance $t_{\text {RSQZ }}$ from the same falling edge.

After Reset, if no valid Read operations have been performed since Reset, the "previous data" that will be output when executing the first Hold cycle will be all zeros (see Figure 7.)

AC ELECTRICAL CHARACTERISTICS
( $\mathrm{T}_{\mathrm{A}}=0^{\circ}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \pm 10 \%$ )

| SYM | PARAMETER | 4505-25 |  | 4505-33 |  | 4505-50 |  | UNITS | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $\mathrm{t}_{\mathrm{CK}}$ | Clock Cycle Time | 25 |  | 33 |  | 50 |  | ns | 1 |
| $\mathrm{t}_{\text {CKH }}$ | Clock High Time | 10 |  | 13 |  | 20 |  | ns | 1 |
| $\mathrm{t}_{\text {CKL }}$ | Clock Low Time | 10 |  | 13 |  | 20 |  | ns | 1 |
| $\mathrm{t}_{s}$ | Set Up Time | 10 |  | 13 |  | 16 |  | ns | 1 |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {A }}$ | Output (Q) Access Time |  | 15 |  | 20 |  | 25 | ns | 1,2 |
| $\mathrm{t}_{\text {F1A }}$ | Flag 1 Access Time ${ }^{(7)}$ |  | 15 |  | 20 |  | 25 | ns | 1,2 |
| $\mathrm{t}_{\text {F2A }}$ | Flag 2 Access Time ${ }^{(8)}$ |  | 20 |  | 25 |  | 30 | ns | 1,2 |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold Time | 5 |  | 5 |  | 5 |  | ns | 1,2 |
| $\mathrm{t}_{\mathrm{Qz}}$ | Clock to Outputs High-Z |  | 15 |  | 20 |  | 25 | ns | 1,3 |
| $\mathrm{t}_{\mathrm{QL}}$ | Clock to Outputs Low-Z | 5 |  | 5 |  | 5 |  | ns | 1,3 |
| $t_{\text {RSS }}$ | Reset Set Up Time | 12 |  | 16 |  | 25 |  | ns | 1,4 |
| $t_{\text {RS }}$ | Reset Pulse Width | 25 |  | 33 |  | 50 |  | ns |  |
| $\mathrm{t}_{\text {RSA }}$ | Reset Flag Access Time |  | 50 |  | 66 |  | 100 | ns | 1,3 |
| $\mathrm{t}_{\text {RSQZ }}$ | Reset to Outputs High-Z |  | 25 |  | 33 |  | 50 | ns | 1,3 |
| $\mathrm{t}_{\text {fRL }}$ | First Read Latency | 50 |  | 66 |  | 100 |  | ns | 1,5 |
| $\mathrm{t}_{\text {FFL }}$ | First Flag Cycle Latency | 25 |  | 33 |  | 50 |  | ns | 1,6 |

1. All AC Electrical Characteristics measured under conditions specified in "AC Test Conditions".
2. Measured w/40pf Output Load (Figure 15A).
3. Measured w/5pf Output Load (Figure 15B).
4. Need not be met unless device is Read and/or Write Enabled.
5. Minimum first Write to first Read delay required to assure valid first Read.
6. Minimum first Write to first Read Clock delay required to assure clearing the Empty Flag.
7. Flag $1=\overline{\mathrm{EF}}, \overline{\mathrm{FF}}, \mathrm{QV}, \mathrm{DR}$.
8. Flag $2=A E, A F, H F$.

GURE 3. WRITE CYCLE TIMING


## NOTE

For this particular diagram, the $\overline{\mathrm{FF}}$ changes logic states presuming that a valid READ operation has occurred prior to the rising edge of $C K_{W}$ at $t_{1}$.

FIGURE 4. READ CYCLE TIMING

## NOTE



For this particular diagram, the $\overline{\mathrm{EF}}$ changes logic states presuming that a valid WRITE operation has occurred prior to the rising edge of $\mathrm{CK}_{\mathrm{R}}$ at $\mathrm{t}_{2}$.

FIGURE 5. HOLD CYCLE TIMING


FIGURE 6. RESET CYCLE TIMING (4505M/S


FIGURE 7. FIRST HOLD AFTER RESET


FIGURE 8. ALMOST EMPTY FLAG TIMING (4505M)


FIGURE 9. ALMOST FULL, HALF FULL FLAG TIMING (4505M/S)


Flag Interpretation Key

| FLAG | CURRENT <br> STATE | VALID WRITE <br> CYCLES <br> REMAINING |  | VALID READ <br> CYCLES <br> REMAINING |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |
|  | 1 | 1016 | 1024 | 0 | 8 |
| $\mathrm{H} F$ | 0 | 0 | 1015 | 9 | 1024 |
|  | 1 | 0 | 512 | 512 | 1024 |
|  | 0 | 513 | 1024 | 0 | 511 |

## NOTE

The table describes the number of valid cycles that can be performed, including the next rising edge of the clock.

FIGURE 10. SIMULTANEOUS WRITE/READ TIMING (4505M)


FIGURE 11. SIMULTANEOUS WRITE/READ TIMING (4505S)


## SIMULTANEOUS WRITE/READ TIMING

The Empty Flag (EF) is guaranteed to clear (go HIGH)in response to the first rising edge of the read clock ( $\mathrm{CK}_{\mathrm{R}}$ ) to occur $\mathrm{t}_{\mathrm{FFL}}$ (First Flag Latency) after a valid First Write (from the rising edge of $\mathrm{CK}_{\mathrm{w}}$ ). Read clocks occurring less than $\mathrm{t}_{\text {FFL }}$ after a First Write may clear the EF, but are not guaranteed (see Figure 10). As always, reads attempted in conjunction with an active Empty Flag are inhibited. Therefore, the next rising edge of $\mathrm{CK}_{\mathrm{R}}$ following $\mathrm{t}_{\mathrm{FFL}}$ will produce the first valid read. This is the $\mathrm{t}_{\text {FRL }}$ (First Read Latency) parameter, and must be observed for proper system operation with the latched EF. Coming from an empty condition, the First Read operation should be accomplished by enabling $R E_{1}$ no less than $t_{S}$ before the rising edge of $C K_{R}$ at $\mathrm{t}_{\text {FRL }}$. The Q outputs will present valid data $\mathrm{t}_{\mathrm{A}}$ from the rising edge of $\mathrm{CK}_{\mathrm{R}}$.
When using the MK4505S (Slave) separately, the user must observe the $\mathrm{t}_{\text {FRL }}$ (First Read Latency) parameter to ensure first-write-to-first-read valid data. Referring to Figure 11, the first rising edge of $\mathrm{CK}_{\mathrm{R}}$ to occur $\mathrm{t}_{\text {FRL }}$ after a First Write clock will guarantee valid data $t_{A}$ from the rising edge of $\mathrm{CK}_{\mathrm{R}}$. Read operations attempted before $\mathrm{t}_{\mathrm{FRL}}$ is satisfied may result in reading RAM locations not yet written. Careful observance of $\mathrm{t}_{\text {FRL }}$ by the user is a must when using free running asynchronous read/write clocks on the MK4505S; there is no automatic read and write protection circuitry in the Slave.

It should also be noted that the MK4505M/S has an expected "fall-through delay time" described as First Write data presented to the FIFO and clocked out to the outside world. This can be calculated as: $t_{S}+t_{\text {FRL }}+t_{A}$ (from Figure 10 or 11). Further occurring valid read clocks will present data to the $Q$ outputs $t_{A}$ from the rising edge of $\mathrm{CK}_{\mathrm{R}}$.

## WIDTH AND DEPTH EXPANSION

A single Master (MK4505M) is required for each 1 k of depth configured. The number of Slaves that can be driven by a single Master is limited only by the effects of adding extra load capacitance (Write and Read Enable Input Capacitance) onto the Input Ready (DR), Output Valid (QV), Full Flag (FF) and Empty Flag (EF) outputs. However, even 40 bits of width ( 8 devices) results in only 40pf of loading, which corresponds to the amount of load called out in the AC Test Conditions. Additional loading will slow the flags down, but as long as Enable Set Up time ( $\mathrm{t}_{\mathrm{s}}$ ) is met, slowing the flags has no negative consequences.

## WIDTH AND DEPTH EXPANSION EXAMPLES

The width and depth expansion interface timing diagrams (Figures 13 and 14) are in reference to the width and depth expansion schematic in Figure 12
(For simplicity all clocks have the same frequency and transistion rate). Example 1 - First Write Since Empty - Reading the timing diagram from the top left to bottom right, one can determine that Figure 13 illustrates the effects of the first WRITE/READ cycles from an EMPTY array of FIFOs. Both of the $\overline{E F}$ pins are initially low ( $\overline{E F}_{X}, \overline{E F}$ and $R E_{2}$ ). As data is written into Bank $A$, the expansion clock reads data from Bank $A$ and writes it to Bank $B$, the interface $\overline{\mathrm{EF}}$ ( $\overline{\mathrm{EF}}$ and $\mathrm{RE}_{2}$ ) and the external $\overline{\mathrm{EF}}\left(\overline{\mathrm{EF}}_{\mathrm{x}}\right)$ go inactive (logic 1) while data is shifted through the FIFO array from Bank A through Bank B to the external output ( $Q_{x}$ ). The EF logic goes valid (logic 0 ) once data is shifted out of its respective bank.
Example 2 - First Read Since Full - Reading the timing diagram from the bottom left to top right, one can determine that Figure 14 illustrates the effects of the first READs from a FULL array of FIFOs. As data is read out of the system $\left(Q_{X}\right)$, it allows Bank $B$ to receive data shifted from Bank A. As Bank B shifts data out via $Q_{x}$, allowing Bank $A$ to shift data into Bank B, both banks will show a reset FF status (logic 1) on the expansion $\overline{F F}\left(\overline{F F}\right.$ and $W_{2}$ ) as well as the external $\overline{\mathrm{FF}}\left(\overline{F F}_{\mathrm{X}}\right)$. When Bank $A$ is no longer considered FULL, Data In from the system ( $D_{x}$ ) is now written into Bank $A$ and shifted to Bank B until the FIFO array is again completely Full.

## APPLICATION

The MK4505 operates from a 5.0 volt supply. It is compatible with all standard TTL families on all inputs and outputs. The device should share a solid ground plane with any other devices interfaced with it, particularly TTL devices. Additionally, because the outputs can drive rail-to-rail into high impedance loads, the MK4505 can also interface to 5 volt CMOS on all inputs and outputs.
Since very high frequency current transients will be associated with the operation of the MK4505, power line inductance must be minimized on the circuit board power distribution network. Power and ground trace gridding or separate power planes can be employed to reduce line inductance. A high frequency decoupling capacitor should be placed next to each FIFO. The capacitor should be $0.1 \mu$ F or larger. Also, a pull-up resistor in the range of 1 K ohms is recommended for the RESET input pin to improve proper operation.
Though often times not thought of as such, the traces on a memory board are basically unterminated, low impedance transmission lines. As such they are subject to signal reflections manifested as noise, undershoots and excessive ringing. Series termination in close proximity to the TTL drivers can improve driver/signal path impedance matching. While experimentation most often proves to be the only practical approach to selection of series resistors, values in the range of 10 to 33 ohms often prove most suitable.


FIGURE 13. EXAMPLE 1 - WIDTH AND DEPTH EXPANSION INTERFACE TIMING


- NOTE: EXAMPLE begins WITh both banks empty, as status flags indicate

FIGURE 14. EXAMPLE 2 - WIDTH AND DEPTH EXPANSION INTERFACE TIMING


- note: example begins with both banks full, as indicated by status flags
ABSOLUTE MAXIMUM RATINGS*
Voltage on any pin relative to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.0 V to +7.0 V
Ambient Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to +70 C
Ambient Storage Temperature (Plastic) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 to +125 C
Total Device Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Watt
RMS Output Current per Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25mA
"Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | LIMITS |  |  | UNITS | NOTE |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V | 1 |
| $\mathrm{~V}_{\mathrm{SS}}$ | Supply Voltage | 0 | 0 | 0 | V | 1 |
| $\mathrm{~V}_{\mathrm{IH}}$ | Logic 1 Input | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}+1.0$ | V | 1 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Input | -0.3 |  | 0.8 | V | 1 |

## NOTES

1. All voltages referenced to GND.

DC ELECTRICAL CHARACTERISTICS
$\left.\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right), \mathrm{V}_{\mathrm{CC}}=5.0 \pm 10 \%\right)$

| SYM | PARAMETER | MK4505-25 |  |  | MK4505-33 |  |  | MK4505-50 |  |  | UNITS | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |  |
| $I_{\text {cc }}$ | Average Power Supply Current |  | 115 | 140 |  | 95 | 140 |  | 75 | 140 | mA | 1 |
| SYM | PARAMETER |  |  |  |  |  |  | MIN |  | MAX |  |  |
| $\mathrm{I}_{1}$ | Input Leakage Current |  |  |  |  |  |  | -1 |  | +1 | $\mu \mathrm{A}$ | 2 |
| IOL | Output Leakage Current |  |  |  |  |  |  | -10 |  | +10 | $\mu \mathrm{A}$ | 2,3 |
| $\mathrm{V}_{\mathrm{OH}}$ | Logic 1 Output Voltage ( $\mathrm{l}_{\text {Out }}=-4 \mathrm{~mA}$ ) |  |  |  |  |  |  | 2.4 |  |  | V | 4 |
| $\mathrm{V}_{\mathrm{OL}}$ | Logic 0 Output Voltage ( ${ }_{\text {OUT }}=8 \mathrm{~mA}$ ) |  |  |  |  |  |  |  |  | 0.4 | V | 4 |

## NOTES

1. Measured with both ports operating at $\mathrm{t}_{\mathrm{CK}} \mathrm{Min}, 50 \%$ duty cycle, outputs open, $V_{\text {CC }}$ max. Typical values reflect t CK Min, outputs open, with $\mathrm{V}_{\mathrm{CC}}=5.0,25^{\circ} \mathrm{C}$, with $50 \%$ duty cycle.
2. Measured with $V=0.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$.

CAPACITANCE
( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYM | PARAMETER | LIMITS |  | UNITS | NOTE |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | TYP | MAX |  |  |
| $\mathrm{C}_{1}$ | Input Capacitance | 4 | 5 | pf | 1 |
| $\mathrm{CO}_{1}$ | Output Capacitance | 8 | 10 | pf | 1,2 |
| $\mathrm{CO}_{2}$ | Output Capacitance | 12 | 15 | pf | 1,3 |

## NOTES

1. Sampled, not $100 \%$ tested. Measured at 1 MHz .
2. Measured at $\overline{\mathrm{EF}}$ and $\overline{\mathrm{FF}}$.
3. Measured at all data and flag outputs except $\overline{\mathrm{EF}}$ and $\overline{\mathrm{FF}}$.
4. Measured at $Q_{0}-Q_{4}$.

Measured after clocking with RE $_{2}=$ LOW (4505S).
Measured with QV = LOW (4505M).
4. All voltages referenced to GND.

## AC TEST CONDITIONS

Input Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to 3 Volts
Transition Times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 ns
Input and Output Reference Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 Volts
Ambient Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to 70 C
$V_{\text {CC }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.0 Volts $\pm$ 10\%
FIGURE 15. EQUIVALENT OUTPUT LOAD CIRCUIT

(A)

- INCLUDES SCOPE AND TEST JIG.

ORDERING INFORMATION

| PART NUMBER | CYCLE TIME | ACCESS TIME | PACKAGE TYPE | TEMPERATURE |
| :--- | :---: | :---: | :---: | :---: |
| MK4505M(N)-25 | 25 ns | 15 ns | 24 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK4505M(N)-33 | 33 ns | 20 ns | 24 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK4505M(N)-50 | 50 ns | 25 ns | 24 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK4505S(N)-25 | 25 ns | 15 ns | 20 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK4505S(N)-33 | 33 ns | 20 ns | 20 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK4505S(N)-50 | 50 ns | 25 ns | 20 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

MK

20 PIN "N" PACKAGE

| PLASTIC DIP (MK4505S) <br> NOTES <br> 1. OVERALL LENGTH INCLUDES .010 IN. FLASH ON EITHER END OF THE PACKAGE. <br> 2. PACKAGE STANDOFF TO BE MEASURED PER JEDEC REQUIREMENTS. <br> 3. THE MAXIMUM LIMIT SHALL BE INCREASED BY 003 IN. WHEN SOLDER LEAD FINISH IS SPECIFIED. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  | Dim. | mm |  | inches |  | Notes |
|  |  | Min | Max | Min | Max |  |
|  | A | - | 5.334 | - | 210 | 2 |
|  | A1 | 0.381 | - | 015 | - | 2 |
|  | A2 | 3.048 | 3.556 | . 120 | . 140 |  |
|  | B | 0.381 | 0.533 | . 015 | . 021 | 3 |
|  | B1 | 1.143 | 1.778 | . 045 | . 070 |  |
|  | C | 0.203 | 0.304 | . 008 | . 012 | 3 |
|  | D | 25.908 | 26.67 | 1.020 | 1.050 | 1 |
|  | D1 | 1.524 | 1.905 | . 060 | . 075 |  |
|  | E | 7.62 | 8.255 | . 300 | . 325 |  |
|  | E1 | 6.096 | 6.858 | . 240 | . 270 |  |
|  | e1 | 2.286 | 2.794 | . 090 | . 110 |  |
|  | eA | 7.62 | 9.271 | . 300 | . 365 |  |
|  | L | 3.175 | - | . 125 | - |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |

24 PIN "N" PACKAGE


# $(64 \times 5) \times 2$ <br> <br> CMOS BIDIRECTIONAL BiPORT FIFO/TRANSCEIVER 

 <br> <br> CMOS BIDIRECTIONAL BiPORT FIFO/TRANSCEIVER}

ADVANCED DATA

- DUAL 64x5 FIFOs PLUS A '245-TYPE TRANSCEIVER FUNCTION
- FULLY ASYNCHRONOUS DUAL PORT OPERATION
- EMPTY, FULL, ALMOST FULL AND ALMOST EMPTY STATUS FLAGS
- SPARE BITS FOR PARITY AND BEGIN-NING/END-OF-MESSAGE FLAGS
n +/- 12mA OUTPUT DRIVE CAPABILITY
- DUAL $V_{c c}$ AND $V_{s S}$ FOR IMPROVED MARGIN AND DRIVE
- 300 MIL DIP PACKAGE
- APPLICATION: ARBITRATION-FREE $\mu \mathrm{P}-\mathrm{TO}-\mu \mathrm{P}$ MESSAGE PASSING

| PART <br> NUMBER | ACCESS <br> TIME | CYCLE <br> TIME | CYCLE <br> RATE |
| :---: | :---: | :---: | :---: |
| MK45264N-55 | 55 ns | 75 ns | 13.3 MHz |
| MK45264N-70 | 70 ns | 95 ns | 10.5 MHz |
| MK45265N-55 | 55 ns | 75 ns | 13.3 MHz |
| MK45265N-70 | 70 ns | 95 ns | 10.5 MHz |

## PIN NAMES

$\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{SS}}=+5 \mathrm{~V}$, GND
$D Q_{X 0}-D Q_{X 4}=X$ Port Data I/O
$D_{Y O}-D_{Y 4}=Y$ Port Data I/O
$\bar{W}_{X}, \bar{W}_{Y} \quad=X \& Y$ Port Write Enables
$\bar{R}_{X} /$ DIR $=X$ Port Read Enable and Transceiver Direction Control

| $\overline{\bar{G}}$ | $=$ Transceiver Enable |
| :--- | :--- |
| $\bar{R}_{Y}$ | $=Y$ Port Read Enable |
| $\overline{R S}$ | $=$ Master Reset |
| $\overline{E F}_{X}, \overline{F F}_{Y}$ | $=$ Y-to-X FIFO Empty/Full Flag |
| $\overline{E F}_{Y}, \overline{\mathrm{FF}}_{X}$ | $=$ X-to-Y FIFO Empty/Full Flag |
| $\overline{A E}_{Y}, \overline{\mathrm{AF}}_{X}$ | $=$ X-to-Y FIFO Almost Empty/Full |
| $\overline{\mathrm{AE}}_{X}, \overline{\mathrm{AF}}_{Y}$ | $=$ Y-to-X FIFO Almost Empty/Full |



FIGURE 1. PINOUT. 24 PIN, 300 MIL DIP


FIGURE 2. DEVICE LOGIC SYMBOL


TRUTH TABLE

| ES | $\overline{\mathbf{G}}$ | R ${ }_{\text {X }}$ /DIR | $\overline{W_{X}}$ | $\overline{R_{Y}}$ | $\overline{W_{Y}}$ | MODE | $\mathrm{DQ}_{\mathrm{x}}$ | DQ ${ }_{\text {Y }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Lo | X | X | X | X | X | Master Reset | High Z | High Z |
| $\mathrm{Hi}$ | $\begin{aligned} & \text { Lo } \\ & \text { Lo } \end{aligned}$ | $\begin{aligned} & \mathrm{Hi} \\ & \mathrm{Lo} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | Transparent X-Y Transparent $Y$ - $X$ | Data In $D Q_{Y}$ | $\mathrm{DQ}_{\mathrm{x}}$ Data In |
| $\begin{aligned} & \mathrm{Hi} \\ & \mathrm{Hi} \\ & \mathrm{Hi} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{Hi} \\ & \mathrm{Hi} \\ & \mathrm{Hi} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{Hi} \\ & \mathrm{Hi} \\ & \mathrm{Hi} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{Hi} \\ & \mathrm{Hi} \end{aligned}$ $\mathrm{Hi}$ | $\begin{aligned} & \hline \mathrm{Hi} \\ & \mathrm{Lo} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{Hi} \\ & \mathrm{Hi} \\ & \mathrm{Lo} \end{aligned}$ | $\begin{aligned} & \hline \text { Sby X I Sby Y } \\ & \text { Sby X / Read Y } \\ & \text { Sby X Write Y } \end{aligned}$ | High Z High Z High Z | High Z <br> Data Out <br> Data In |
| $\begin{aligned} & \hline \mathrm{Hi} \\ & \mathrm{Hi} \\ & \mathrm{Hi} \end{aligned}$ | Hi Hi Hi | $\begin{aligned} & \text { Lo } \\ & \text { Lo } \\ & \text { Lo } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{Hi} \\ & \mathrm{Hi} \\ & \mathrm{Hi} \end{aligned}$ | $\begin{aligned} & \mathrm{Hi} \\ & \mathrm{Lo} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{Hi} \\ & \mathrm{Hi} \\ & \mathrm{Lo} \end{aligned}$ | $\begin{aligned} & \hline \text { Read X / Sby Y } \\ & \text { Read X / Read Y } \\ & \text { Read X / Write Y } \end{aligned}$ | Data Out <br> Data Out <br> Data Out | High Z <br> Data Out <br> Data In |
| $\begin{aligned} & \mathrm{Hi} \\ & \mathrm{Hi} \\ & \mathrm{Hi} \end{aligned}$ | Hi Hi Hi | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | Lo Lo Lo | $\begin{aligned} & \mathrm{Hi} \\ & \mathrm{LO} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{Hi} \\ & \mathrm{Hi} \\ & \mathrm{Lo} \end{aligned}$ | Write X / Sby Y Write X / Read Y Write X / Write Y | Data In Data In Data In | High Z <br> Data Out <br> Data In |

X = Don't Care

NOTE: Truth Table logic states presume all status flags to be inactive.

FIGURE 3. BLOCK DIAGRAM


## DEVICE APPLICATION/FUNCTION

The MK45264/65 contains two independent single direction FIFOs, and a bidirectional transceiver, connected via two internal three state busses to I/O drive circuits. One FIFO is pointed X-to-Y, and the other pointed Y -to-X. Either port's FIFOs can be read or written asynchronous with FIFO read or write operations on the other port. The transceiver is activated with a low on $\overline{\mathrm{G}}$.

Once the transceiver is activated, direction is controlled by the $R_{x} / D I R$ pin. A high on $R_{x} / D I R$ points the transceiver X -to-Y; a low points it Y -to-X. A low on $\overline{\mathrm{G}}$ disables FIFO operations. Activating the Transceiver during FIFO operations may result in invalid or unpredictable FIFO operation.

AC ELECTRICAL CHARACTERISTICS
( $\mathrm{T}_{\mathrm{A}}=0^{\circ}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \pm 10 \%$ )

| ALT. SYMBOL | STD. SYMBOL | PARAMETER | 55 |  | 70 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |  |
| $t_{p}$ | $\mathrm{t}_{\text {RL-RH }}$ | Read Pulse Width | 55 |  | 70 |  | ns |  |
| $t_{p}$ | $\mathrm{t}_{\text {WL-WH }}$ | Write Pulse Width | 55 |  | 70 |  | ns |  |
| $t_{p}$ | $\mathrm{t}_{\text {GH-RH }}$ | X-ceiver Disable to end of Read | 55 |  | 70 |  | ns |  |
| $\mathrm{t}_{\mathrm{P}}$ | $\mathrm{t}_{\text {GH-WH }}$ | X-ceiver Disable to end of Write | 55 |  | 70 |  | ns |  |
| $\mathrm{t}_{\mathrm{R}}$ | $t_{\text {RH-RL }}$ | Read Recovery Time | 20 |  | 25 |  | ns |  |
| $\mathrm{t}_{\mathrm{R}}$ | $t_{\text {WH-WL }}$ | Write Recovery Time | 20 |  | 25 |  | ns |  |
| $\mathrm{t}_{\mathrm{R}}$ | $\mathrm{t}_{\text {RH-WL }}$ | Read Write Recovery Time | 20 |  | 25 |  | ns |  |
| $\mathrm{t}_{\mathrm{R}}$ | $\mathrm{t}_{\text {WH-RL }}$ | Write Read Recovery Time | 20 |  | 25 |  | ns |  |
| $\mathrm{t}_{\mathrm{c}}$ | $\mathrm{t}_{\text {RL-RL }}$ | Read Cycle Time | 75 |  | 95 |  | ns |  |
| $\mathrm{t}_{\mathrm{c}}$ | $t_{\text {WL-WL }}$ | Write Cycle Time | 75 |  | 95 |  | ns |  |
| $\mathrm{t}_{\mathrm{DS}}$ | $\mathrm{t}_{\text {DV-WH }}$ | Data Set Up Time | 20 |  | 25 |  | ns |  |
| $\mathrm{t}_{\mathrm{DH}}$ | $t_{\text {Wh-DX }}$ | Data Hold Time | 5 |  | 5 |  | ns |  |
| $\mathrm{t}_{\mathrm{QL}}$ | $\mathrm{t}_{\text {RL-QL }}$ | $\overline{\mathrm{R}}$ Low to Outputs Low-Z | 5 |  | 5 |  | ns | 2 |
| $\mathrm{t}_{\mathrm{A}}$ | $t_{\text {RL- }}$ QV | Read Access Time |  | 55 |  | 70 | ns | 3 |
| $\mathrm{t}_{\mathrm{OH}}$ | $\mathrm{t}_{\text {RH-QX }}$ | Output Hold Time | 5 |  | 5 |  | ns | 3 |
| $\mathrm{t}_{\mathrm{OH}}$ | $t_{\text {wL-Qx }}$ | Output Hold Time | 5 |  | 5 |  | ns | 3 |
| $\mathrm{t}_{\mathrm{Qz}}$ | $\mathrm{t}_{\text {RH-Qz }}$ | $\overline{\mathrm{R}}$ High to Outputs High-Z |  | 30 |  | 40 | ns | 2 |
| $\mathrm{t}_{\text {WQZ }}$ | ${ }^{\text {twL-Qz }}$ | $\bar{W}$ Low to Outputs High-Z |  | 45 |  | 55 | ns | 2 |
| $\mathrm{t}_{\text {FL1 }}$ | ${ }^{\text {WLL-FFL }}$ | $\bar{W}$ Low to Full Flag Low |  | 60 |  | 80 | ns | 4 |
| $\mathrm{t}_{\text {FL1 }}$ | $\mathrm{t}_{\text {RL-EFL }}$ | $\overline{\mathrm{R}}$ Low to Empty Flag Low |  | 60 |  | 80 | ns | 4 |
| $\mathrm{t}_{\mathrm{FH} 1}$ | $t_{\text {WH-EFH }}$ | $\overline{\text { W }}$ Hi to Empty Flag High |  | 50 |  | 65 | ns | 4 |
| $\mathrm{t}_{\mathrm{FH} 1}$ | $\mathrm{t}_{\text {RH-FFH }}$ | $\overline{\mathrm{R}}$ Hi to Full Flag High |  | 50 |  | 65 | ns | 4 |
| $\mathrm{t}_{\mathrm{FL} 2}$ | ${ }^{\text {twL-AFL }}$ | $\overline{\text { W Low to Almost Full Flag Low }}$ |  | 60 |  | 80 | ns | 5 |
| $\mathrm{t}_{\mathrm{FL} 2}$ | $\mathrm{t}_{\text {RL-AEL }}$ | $\overline{\mathrm{R}}$ Low to Almost Empty Flag Low |  | 60 |  | 80 | ns | 5 |
| $\mathrm{t}_{\mathrm{FH} 2}$ | $\mathrm{t}_{\text {Wh-AEH }}$ | $\overline{\text { W Hi to Almost Empty Flag High }}$ |  | 75 |  | 95 | ns | 5 |
| $\mathrm{t}_{\mathrm{FH} 2}$ | $\mathrm{t}_{\text {RH-AFH }}$ | $\overline{\mathrm{R}}$ Hi to Almost Full Flag High |  | 75 |  | 95 | ns | 5 |
| $t_{1}$ | ${ }^{\text {WL-FFH }}$ | Write Protect Indeterminate |  | 25 |  | 30 | ns | 6 |
| $t_{1}$ | $t_{\text {RL-EFH }}$ | Read Protect Indeterminate |  | 25 |  | 30 | ns | 7 |
| $\mathrm{t}_{\mathrm{FR}}$ | $\mathrm{t}_{\text {FFF-WL }}$ | Full Flag Recovery | 0 |  | 0 |  | ns | 6 |
| $t_{\text {FR }}$ | $\mathrm{t}_{\text {EFH-RL }}$ | Empty Flag Recovery | 0 |  | 0 |  | ns | 7 |
| $t_{\text {RS }}$ | $\mathrm{t}_{\text {RSL-RSH }}$ | Reset Pulse Width | 55 |  | 70 |  | ns |  |

AC ELECTRICAL CHARACTERISTICS
( $\mathrm{T}_{\mathrm{A}}=0^{\circ}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \pm 10 \%$ )

| ALT. SYMBOL | STD. SYMBOL | PARAMETER | 55 |  | 70 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |  |
| $t_{\text {RSR }}$ | $t_{\text {RSH-WH }}$ | Reset Recovery Time | 75 |  | 95 |  | ns |  |
| $\mathrm{t}_{\text {RFV }}$ | $\mathrm{t}_{\text {RSL-FFH }}$ | Reset to Full Flag Valid |  | 70 |  | 90 | ns | 3 |
| $t_{\text {RFV }}$ | $t_{\text {RSL-AFH }}$ | Reset to $\overline{\text { AF }}$ Flag Valid |  | 70 |  | 90 | ns | 3 |
| $\mathrm{t}_{\text {RFV }}$ | $\mathrm{t}_{\text {RSL-EFL }}$ | Reset to Empty Flag Valid |  | 70 |  | 90 | ns | 3 |
| $t_{\text {RFV }}$ | $t_{\text {RSL-AEL }}$ | Reset to $\overline{\text { AE }}$ Flag Valid |  | 70 |  | 90 | ns | 3 |
| $\mathrm{t}_{\text {RQX }}$ | $\mathrm{t}_{\text {RSL-QX }}$ | Outout Hold from $\overline{\mathrm{RS}}$ Low | 0 |  | 0 |  | ns | 3 |
| $\mathrm{t}_{\mathrm{RQZ}}$ | $t_{\text {RSL-QZ }}$ | RS Low to Output High Z |  | 40 |  | 50 | ns | 2 |
| $\mathrm{t}_{\mathrm{FG}}$ | ${ }^{\text {twh-GL }}$ | FIFO Mode to X-ceiver Mode | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{FG}}$ | $\mathrm{t}_{\text {RH-GL }}$ | FIFO Mode to X-ceiver Mode | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{GF}}$ | $\mathrm{t}_{\text {GH-WL }}$ | X-ceiver Mode to FIFO Mode | 5 |  | 5 |  | ns |  |
| $\mathrm{t}_{\mathrm{GF}}$ | $\mathrm{t}_{\text {GH-RL }}$ | X-ceiver Mode to FIFO Mode | 5 |  | 5 |  | ns |  |
| $\mathrm{t}_{\text {GQL }}$ | $\mathrm{t}_{\mathrm{GL}-\mathrm{QL}}$ | $\overline{\mathrm{G}}$ to Output Low Z | 0 |  | 0 |  | ns | 2 |
| $\mathrm{t}_{\text {GQV }}$ | $\mathrm{t}_{\text {GL-QV }}$ | $\overline{\mathrm{G}}$ to Output Valid |  | 75 |  | 95 | ns | 3 |
| $\mathrm{t}_{\text {GQX }}$ | $\mathrm{t}_{\text {GH-QX }}$ | Output Hold from $\overline{\mathbf{G}}$ | 0 |  | 0 |  | ns | 3 |
| $\mathrm{t}_{\mathrm{GQz}}$ | $\mathrm{t}_{\mathrm{GH}-\mathrm{OZ}}$ | $\overline{\mathrm{G}}$ to Output High Z |  | 40 |  | 50 | ns | 2 |
| $t_{\text {dVav }}$ | $\mathrm{t}_{\text {DV-QV }}$ | Input to Output Valid |  | 55 |  | 70 | ns | 3 |
| $\mathrm{t}_{\text {DXQX }}$ | $t_{\text {dx-ax }}$ | Input to Output Invalid | 10 |  | 10 |  | ns | 3 |
| $t_{\text {DQL }}$ | $\mathrm{t}_{\text {DIRV-QL }}$ | $\bar{R}_{X} /$ DIR to Output Low Z | 0 |  | 0 |  | ns | 2 |
| $t_{\text {DQV }}$ | $t_{\text {DIRV-QV }}$ | $\bar{R}_{X} /$ DIR to Output Valid |  | 55 |  | 70 | ns | 3 |
| $\mathrm{t}_{\text {DQX }}$ | $t_{\text {DIRV-Qx }}$ | Output Hold from $\overline{\mathrm{R}}_{\mathrm{X}} / \mathrm{DIR}$ | 0 |  | 0 |  | ns | 3 |
| $\mathrm{t}_{\mathrm{DQZ}}$ | $\mathrm{t}_{\text {DIRV-QZ }}$ | $\bar{R}_{X} /$ DIR to Output High Z |  | 40 |  | 50 | ns | 2 |

## NOTES

1. All AC Electrical Characteristics measured under conditions specified in "AC Test Conditions".
2. Measured w/5pf Output Load. See Equivalent Load Circuit B.
3. Measured w/30pf Output Load. See Equivalent Load Circuit A.
4. Applies to $\overline{E F}_{X}, \overline{F F}_{X}, \overline{F F}_{Y}, \overline{E F}_{Y}$. Measured w/30pf Output Load. See Equivalent Load Circuit C.
5. Applies to $\overline{\mathrm{AE}}_{X}, \overline{\mathrm{AF}}_{X}, \overline{\mathrm{AE}}_{Y}, \overline{\mathrm{AF}}_{Y}$. Measured w/30pf Output Load. See Equivalent Load Circuit C.
6. Writes beginning a) more than $t_{I}(\max )$ before $\overline{\mathrm{FF}}$ goes high will be blocked. b) less than $t_{I}$ (max) before and less than $t_{F R}(\mathrm{~min})$ after $\overline{F F}$ goes high may be performed. c) $t_{F R}(\mathrm{~min})$ after $\overline{\mathrm{FF}}$ goes high will be performed.
7. Reads beginning a) more than $t_{l}$ (max) before $\overline{E F}$ goes high will be blocked. b) less than $t_{1}$ (max) before and less than $t_{F R}(\mathrm{~min})$ after $\overline{E F}$ goes high may be performed. c) $t_{F R}(\mathrm{~min})$ after $\overline{E F}$ goes high will be performed.

SES-THOMSON

## Read/Write

The FIFOs utilize separate Read and Write enable inputs to control port activity and direction. A low on a Read Enable reads a port's receive FIFO. A high on a Read Enable or a low on a Write Enable disables a port's data outputs to a high impedance state. A low on a Write Enable initiates a write to a port's transmit FIFO, regardless of the state of Read Enable. Input data is latched into the FIFO on the rising edge of a Write Enable.

## Full/Empty Flags

An active Full Flag indicates that a port's transmit FIFO is full and will accept no more data. Writes done to a FIFO while full are blocked. Once a read has occurred on a full FIFO, clearing a location in the FIFO, the Full Flag will go inactive, allowing another write to begin on the next falling edge of Write Enable.

An active Empty Flag indicates a port's receive FIFO is empty and can send no more data. Any reads done on a FIFO while empty are blocked. Once a write to an empty FIFO has occurred, the Empty Flag will go inactive, allowing another read to begin on the next falling edge of Read Enable.

## Almost Flags

An inactive Almost Full flag indicates a port's transmit FIFO has room for at least four (4) more bytes, which is to say the flag will go active during the fourth write from full and stay active until after the fourth location from full has been vacated (read). An inactive Almost Empty flag indicates a port's receive FIFO has at least four (4) bytes of data in memory, ready to be read, which is to say that the flag will go active while reading the fourth remaining byte and remain active until after the fourth byte has been stored (written).

## Reset

Reset is initiated by a low on the Master Reset ( $\overline{\mathrm{RS}}$ ) input. A reset returns all data outputs to a high impedance state, taking precedence over the read strobes ( $\mathrm{R}_{\mathrm{X}} / \mathrm{DIR}$ and ${\overline{R_{Y}}}$ ) and $\overline{G_{1}}$. The states of the FIFO control inputs ( $\overline{R_{X}} / D I R, \overline{W_{X}}, \overline{R_{Y}}$ and $\overline{W_{Y}}$ ) are a Don't Care throughout reset. The read strobes are a Don't Care at the end of reset because the Empty Flag becomes active (goes low) during reset, blocking any attempted reads. The write strobes ( $\mathrm{W}_{\mathrm{X}}$ and $\overline{\mathrm{W}_{\mathrm{Y}}}$ ) may fall any time during or after reset, but must not go high until $\mathrm{t}_{\mathrm{RSR}}$ after $\overline{\mathrm{RS}}$ goes high.

FIGURE 4. WRITE TIMING


FIGURE 5. READ TIMING


FIGURE 6. WRITE/READ TIMING


FIGURE 7. READ/WRITE TIMING


FIGURE 8. FULL (ALMOST FULL) FLAG TIMING


FIGURE 9. EMPTY (ALMOST EMPTY) FLAG TIMING


FIGURE 10. FIRST WRITE AFTER FULL TIMING


FIGURE 11. FIRST READ AFTER EMPTY TIMING


FIGURE 12. FIFO RESET TIMING


FIGURE 13. TRANSCEIVER RESET TIMING (EXAMPLE SHOWN WITH $\overline{R_{X}} /$ DIR HIGH)


FIGURE 14. FIFO MODE/TRANSCEIVER MODE TRANSITION


FIGURE 15. TRANSCEIVER $\bar{G}$ TIMING (EXAMPLE SHOWN WITH $\overline{R_{X}} /$ DIR HIGH)


FIGURE 16. TRANSCEIVER $\overline{R_{X}} /$ DIR TIMING (EXAMPLE SHOWN WITH $\bar{G}$ LOW)


FIGURE 17. WRITE/ALMOST FULL/FULL FLAG TIMING SUMMARY


FIGURE 18. WRITE/ALMOST EMPTY/EMPTY FLAG TIMING SUMMARY


FIGURE 19. READ/ALMOST EMPTY/EMPTY FLAG TIMING SUMMARY


FIGURE 20. READ/ALMOST FULL/FULL FLAG TIMING SUMMARY


| ABSOLUTE MAXIMUM RATINGS |  |
| :---: | :---: |
| Voltage on any pin relative to $\mathrm{V}_{\text {SS }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 V 的 to +7.0 V |  |
| Ambient Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ |
| Ambient Temperature under Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ}$ to to 125 |  |
| Ambient Storage Temperature (Plastic) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$ |  |
| Allowable Total Device Power Dissipation |  |
| Allowable RMS Output Current per pin | 80 mA |

RECOMMENDED DC OPERATING CONDITIONS
( $\mathrm{T}_{\mathrm{A}}=0^{\circ}$ to $+70^{\circ} \mathrm{C}$ )

|  |  | LIMITS |  |  |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX |  | NOTE |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V | 1 |
| $\mathrm{~V}_{\mathrm{SS}}$ | Supply Voltage | 0 | 0 | 0 | V | 1 |
| $\mathrm{~V}_{\mathrm{IH}}$ | Logic 1 Input | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | V | 1 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Input | -0.3 |  | 0.8 | V | 1 |

NOTE: 1. All voltages referenced to $\mathrm{V}_{\mathrm{SS}}$.
DC ELECTRICAL CHARACTERISTICS
( $\mathrm{T}_{\mathrm{A}}=0^{\circ}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \pm 10 \%$ )

|  |  | LIMITS |  |  |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN | TYP | MAX |  |  |
| $\mathrm{I}_{\mathrm{CCO}}$ | Quiescent Power Supply Current, per Port |  |  | 5 | mA | 1,2 |
| $\mathrm{I}_{\mathrm{CCA}}$ | Active Power Supply Current, per Port |  |  | 10 | mA | 1,3 |
| $\mathrm{I}_{\mathrm{CCD}}$ | Dynamic Power Supply Current, per Port |  |  | 1.2 | $\mathrm{~mA} / \mathrm{MHz}$ | 1,4 |
| $\mathrm{I}_{\mathrm{CCT}}$ | Total Power Supply Current, both Ports |  |  | 60 | mA | 1,5 |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Current | -1 |  | +1 | $\mu \mathrm{~A}$ | 6 |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Leakage Current | -10 |  | +10 | $\mu \mathrm{~A}$ | 7 |
| $\mathrm{~V}_{\mathrm{OH}}$ | Logic 1 Output Voltage | 2.4 |  |  | V | 7,8 |
| $\mathrm{~V}_{\mathrm{OL}}$ | Logic 0 Output Voltage |  |  | 0.4 | V | 7,9 |

## NOTES

1. Measured with outputs open.
2. Measured with opposite port quiescent; $\bar{R}, \bar{W}$ and $\bar{G} \geq$ $V_{I H}$ (Min).
3. Measured with opposite port quiescent; $\overline{\mathrm{R}}$ or $\overline{\mathrm{W}} \leq \mathrm{V}_{\mathrm{IL}}$ (Max) and $\bar{G} \geq V_{I H}$ (Min.).
4. Measured with opposite port quiescent; $\overline{\mathrm{R}}$ or $\bar{W}$ toggling and $\overline{\mathrm{G}} \geq \mathrm{V}_{\mathrm{IH}}$ (Min.).

## CAPACITANCE

$\left(T_{A}=0^{\circ}\right.$ to $\left.70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5.0 \pm 10 \%\right)$

| SYMBOL | PARAMETER | LIMITS |  |  |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
|  | UNITS | NOTE |  |  |  |  |
| $\mathrm{C}_{1}$ | Input Capacitance |  | 4 | 5 | pf | 1 |
| $\mathrm{C}_{\mathrm{O}}$ | Output Capacitance |  | 8 | 10 | pf | 1 |

NOTE: 1. Sampled, not $100 \%$ tested. Measured at 1 MHz .
5. Measured with both ports operating at $\mathrm{t}_{\mathrm{C}}$ (Min.).
6. Measured with $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$.
7. All voltages referenced to $\mathrm{V}_{\mathrm{SS}}$.
8. Data Output Pins $\left(\mathrm{DQ}_{X 0}-\mathrm{DQ}_{X_{4}} \text { and } \mathrm{DQ}_{Y_{0}}-\mathrm{DQ}_{Y_{4}}\right)!_{\mathrm{QUT}}$ $=-12 \mathrm{~mA}$; Flag Output Pins EFX, $\overline{E F}_{Y}, \mathrm{FF}_{X}, \overline{F F}_{Y}, \mathrm{AE}_{X}$, $\overline{A E}_{Y}, \overline{A F}_{X}, \overline{A F}_{Y}$ I IOUT $=-1 m A$.
9. Data Outputs $\left(D Q_{X 0}-D Q_{X_{4}}\right.$ and $\left.\left.D Q_{Y O}-D Q_{Y 4}\right)\right)^{\prime} O U T=$ 12 mA ; Flag Output Pins EFX, EFY $, ~ F F_{X}, \mathrm{FF}_{Y}, A E_{X}$, $\overline{\mathrm{AE}}_{Y}, \overline{\mathrm{AF}}_{X}, \overline{\mathrm{AF}}_{Y}$ ) $\mathrm{I}_{\mathrm{OUT}}=4 \mathrm{~mA}$.

## AC TEST CONDITIONS

| Input Levels | 0 to 3 Volts |
| :---: | :---: |
| Transition Times | 5 ns |
| Input and Output Reference Levels | 1.5 Volts |
| Ambient Temperature | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}=5.0$ Volts $\pm 10 \%$ |  |

FIGURE 21. EQUIVALENT OUTPUT LOAD CIRCUIT


## APPLICATION ISSUES

## Width Expansion

The MK45264/65 is designed to be used in sets of two or more, as shown below. The MK45264/65 is supplied in two configurations, MK45264 and MK45265; the MK45264 having Empty and Full Flags, the MK45265 having Almost Empty and Almost Full Flags. This scheme allows a pair of devices to be connected in such a way as to assure that the PAIR present a full complement of status flags in BOTH directions, that is, both to the left and to the right.

The resulting 10 bit wide configuration allows both parity AND beginning or end of message flag bits
to be carried along with an 8 bit byte of data. The 20 bit wide configuration allows carrying 2 bits of parity AND separate message start and stop bits in 16 bit applications.

The MK45264/65 was designed as a 5 bit wide device in order to allow the use of a 300 mil DIP package; allowing the MK45264/65 to: a) achieve the highest function/board space ratio possible for a fully featured bidirectional BiPORT FIFO, b) provide higher performance with improved noise margins than would be possible in higher pin count packages, and c) provide greater flexibility to users of various bus widths.

FIGURE 22. (64x10)x2 WIDTH EXPANSION


FIGURE 23. (64×20)×2 WIDTH EXPANSION


## Width Expansion and Word-Skew

Word-skew, in this context, is defined as what happens when FIFOs that are wired in parallel for width expansion get out of sync with one another. Halting writes when full and reads when empty circumvents the problems altogether. Reading while empty and writing while full should, therefore, be avoided. The problem of word-skew can emerge if one is using the MK45264/65 in width expansion mode AND writing (or reading) WHILE full (or WHILE empty).

Slight differences in Full (or Empty) Flag response delays between different devices may result in "disagreements" between adjacent devices as they go from Full to Not Full or from Empty to Not Empty; resulting in one device accepting an attempted write (or read) while an adjacent device blocks the cycle. The simplest approach to avoiding word skew is configuring the system using the FIFOs to begin reading only when the Almost Empty flag has gone high, rather than right after the Empty flag has gone high. In like manner, waiting to write until the Almost Full flag goes high, rather than right after the Full flag goes high will prevent the problem, which is why the Almost flags are provided. However, should such a scheme prove unworkable in a particular appication, the addition of an external flag latching circuit can also solve the problem.

The circuit shown below, when connected to the Write strobe and Full Flag, latches the status of the flag at the beginning of a write. If the flag is inactive, the Write strobe is passed through to the FIFO.

When the flag goes active (low) the falling-edge triggered flop is reset. The reset flop, in concert with the level-sensitive latch and the OR gate block the write strobe.

Tying the Flag to the Reset input of the edgetriggered flop assures that the Write strobe is blocked on the first write attempted after the flag falls. The level sensitive latch also prevents transitions in the flag from disturbing cycles that are already in progress. In the event that a write is begun just as the flag is going inactive (high) the falling edge-triggered flop will latch its interpretation of the metastable flag. If it interprets the metastable input as being low, the present and next cycle are blocked, as were their predecessors. If it interprets the flag as being high, the present cycle is still blocked, because the the level sensitive latch was still seeing an active flag as the cycle began. However, the next attempted cycle is passed through.

Although "throwing away" write cycles goes against the grain conceptually, it does not actually present a problem in this situation. It must be assumed that Writing while Full or Reading while Empty would only be allowed in applications where the write and/or read strobes are proceeding regardless of FIFO status anyway. "Throwing away" reads or writes cannot, by definition, be considered an error.

Remember, overall signal timing must comprehend the delays of the particular components chosen to implement the external circuit.

FIGURE 24. EXTERNAL ANTI-WORD-SKEW CIRCUIT


## Overlapping Read and Write Strobes

Overlapping Read and Write strobes on a given port is neither tested nor recommended. The following FIGURE 25. OVERLAPPING READ/WRITE TIMING


FIGURE 26. OVERLAPPING READ/WRITE TIMING


ORDERING INFORMATION

| PART NO. | ACCESS TIME | R/W CYCLE <br> TIME | CLOCK FREQ. | PACKAGE TYPE | TEMPERATURE <br> RANGE |
| :---: | :---: | :---: | :---: | :--- | :---: |
| MK45264N-55 | 55 ns | 75 ns | 13.3 MHz | 24 Pin Plastic DIP | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK45265N-55 | 55 ns | 75 ns | 13.3 MHz | 24 Pin Plastic DIP | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK45264N-70 | 70 ns | 95 ns | 10.5 MHz | 24 Pin Plastic DIP | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| MK45265N-70 | 70 ns | 95 ns | 10.5 MHz | 24 Pin Plastic DIP | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |

## STATIC RAM DEVICES

 VERY FAST STATIC RAM
## MK41H66/ MK41H67(N,P)-20/25/35

## 16K $\times 1$ CMOS STATIC RAM

- 20, 25, AND 35 ns ADDRESS ACCESS TIME
- EQUAL ACCESS AND CYCLE TIMES
- 20-PIN, 300 MIL PLASTIC AND CERAMIC DIP
- ALL INPUT AND OUTPUT PINS TTL COMPATIBLE, LOW CAPACITANCE, AND PROTECTED AGAINST STATIC DISCHARGE
- $50 \mu \mathrm{~A}$ CMOS STANDBY CURRENT (MK41H67)
- HIGH SPEED CHIP SELECT (MK41H66)
- JEDEC STANDARD PINOUT

MK41H66 TRUTH TABLE

| CE | WE | Mode | DQ | Power |
| :---: | :---: | :--- | :--- | :--- |
| H | X | Deselect | High Z | Active |
| L | L | Write | High Z | Active |
| L | H | Read | Data Out | Active |

X = Don't Care

## MK41H67 TRUTH TABLE

| CS | WE | Mode | DQ | Power |
| :---: | :---: | :--- | :--- | :--- |
| H | X | Deselect | High Z | Standby |
| L | L | Write | High Z | Active |
| L | H | Read | Data Out | Active |

## DESCRIPTION

The MK41H66 and MK41H67 feature fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. Both require only a single $+5 \mathrm{~V} \pm 10$ percent power supply. Both devices are fully TTL compatible.

The MK41H67 has a Chip Enable power down feature which automatically reduces power dissipation when the CE pin is brought inactive (high). Standby power can be further reduced to microwatt levels by holding the Address and CE pins at full supply rail voltages.


FIGURE 1. PIN CONNECTIONS


## PIN NAMES

| $A_{0}-A_{13}-$ Address | $\overline{W E}-$ Write Enable |
| :---: | :---: |
| $\overline{C E}-$ Chip Enable | $G N D-G r o u n d$ |
| (MK41H67) | $V_{C C}-+5$ volts |
| $\overline{C S}-$ Chip Select | $D-$ Data In |
| (MK41H66) | Q - Data Out |

The MK41H66 Chip Select pin provides a high speed chip select access, allowing fast read cycles despite decoder delays.

## OPERATIONS

## READ MODE

The MK41H66/7 is in the Read Mode whenever WE (Write Enable) is high and CE/CS (Chip Enable/Select) is low, providing a ripple-through access
to any one of 16,384 locations in the static storage array. Valid data will be available at the Data Output pin ( $Q$ ) within $t_{A A}$ after the last address input signal is stable, providing that the CE/CS access time is satisfied. If CE/CS access time is not met, data access will be measured from the limiting parameter ( $\mathrm{t}_{\mathrm{CA}}$ ) rather than the address. The state of the Data Output pin is controlled by the CE/CS, and WE control signals. The Q may be in an indeterminate state at $\mathrm{t}_{\mathrm{CL}}$, but the Q will always have valid data at $t_{A A}$.

FIGURE 2. READ-READ-READ-WRITE TIMING


READ CYCLE TIMING
AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETER | \|MK41H6X-20 MK41H6X-25 $^{\text {MK41H6X-35 }}$ |  |  |  |  |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 20 |  | 25 |  | 35 |  | ns |  |
| $t_{\text {AA }}$ | Address Access Time |  | 20 |  | 25 |  | 35 | ns | 1 |
| $\mathrm{t}_{\mathrm{CL}}$ | Chip Enable to Low-Z (MK41H67) | 5 |  | 5 |  | 5 |  | ns | 2 |
| $\mathrm{t}_{\mathrm{CL}}$ | Chip Select to Low-Z (MK41H66) | 5 |  | 5 |  | 5 |  | ns | 2 |
| $\mathrm{t}_{\mathrm{CA}}$ | Chip Enable Access Time (MK41H67) |  | 20 |  | 25 |  | 35 | ns | 1 |
| $\mathrm{t}_{\mathrm{CA}}$ | Chip Select Access Time (MK41H66) |  | 10 |  | 12 |  | 15 | ns | 1 |
| $t_{\text {RCS }}$ | Read Command Setup Time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{RCH}}$ | Read Command Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Valid Data Out Hold Time | 5 |  | 5 |  | 5 |  | ns | 1 |
| $\mathrm{t}_{\mathrm{Cz}}$ | Chip Enable to High-Z (MK41H67) |  | 8 |  | 10 |  | 13 | ns | 2 |
| $\mathrm{t}_{\mathrm{cz}}$ | Chip Select to High-Z (MK41H66) |  | 7 |  | 8 |  | 10 | ns | 2 |
| $t_{\text {WEZ }}$ | Write Enable to High-Z |  | 8 |  | 10 |  | 13 | ns | 2 |

## WRITE MODE

The MK41H66/7 is in the Write Mode whenever the $\overline{W E}$ and $\overline{C E} / \overline{C S}$ inputs are in the low state. $\overline{C E} / \overline{C S}$ or WE must be high during address transitions. Addresses must be held valid throughout a write cycle. The Write begins with the concurrence of a low on WE and CE ICS. Therefore, $\mathrm{t}_{\mathrm{AS}}$ is referenced to
the latter occurring edge of $\overline{\mathrm{CE}} / \overline{\mathrm{CS}}$, or $\overline{\mathrm{WE}}$.
If the output is enabled ( $\overline{\mathrm{CE}} / \overline{\mathrm{CS}}$ is low), then $\overline{\mathrm{WE}}$ will return the output to high impedance within ${ }^{t_{\text {WEZ }}}$ of its falling edge. Data-In must remain valid $t_{D H}$ after the rising edge of $\overline{C E} / \overline{C S}$ or $\overline{W E}$.

FIGURE 3. WRITE-WRITE-WRITE-READ TIMING


WRITE CYCLE TIMING
AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETER | MK41H6X-20 |  | MK41H6X-25 |  | MK41H6X-35 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| ${ }^{\text {w }}$ WC | Write Cycle Time | 20 |  | 25 |  | 35 |  | ns |  |
| $t_{\text {AS }}$ | Address Setup Time | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {AW }}$ | Address Valid to End of Write | 16 |  | 20 |  | 30 |  | ns |  |
| $t_{\text {AH }}$ | Address Hold after End of Write | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{CW}}$ | Chip Enable/Select to End of Write | 18 |  | 22 |  | 32 |  | ns |  |
| $\mathrm{t}_{\text {WEW }}$ | Write Enable to End of Write | 16 |  | 20 |  | 30 |  | ns |  |
| $t_{\text {DS }}$ | Data Setup Time | 12 |  | 14 |  | 15 |  | ns |  |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {WEL }}$ | Write Enable to Low-Z | 5 |  | 5 |  | 5 |  | ns | 2 |

FIGURE 4. DATA RETENTION TIMING


LOW $V_{c c}$ DATA RETENTION CHARACTERISTICS ( $0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}$ )

| SYM | PARAMETERS | MIN | MAX | UNIT | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention | 2.0 | $\mathrm{~V}_{\mathrm{CC}}(\mathrm{min})$ | V | 7 |
| $\mathrm{I}_{\mathrm{CCDR}}$ | Data Retention Power Supply Current | - | 50 | $\mu \mathrm{~A}$ | 7 |
| $\mathrm{t}_{\mathrm{CDR}}$ | Chip Deselection to Data Retention Time | 0 | - | ns |  |
| $\mathrm{t}_{\mathrm{R}}$ | Operation Recovery Time | $\mathrm{t}_{\mathrm{RC}}$ | - | ns |  |

## STANDBY MODE (MK41H67 Only)

The MK41H67 is in Standby Mode whenever CE is
held at or above $\mathrm{V}_{\mathrm{IH}}$.
FIGURE 5. STANDBY MODE TIMING


## STANDBY MODE

AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETER | MK41H67-20 |  | MK41H67-25 |  | MK41H67-35 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $\mathrm{t}_{\text {PD }}$ | Chip Enable High to Power Down |  | 20 |  | 25 |  | 35 | ns |  |
| $\mathrm{t}_{\mathrm{PU}}$ | Chip Enable Low to Power Up | 0 |  | 0 |  | 0 |  | ns |  |

## APPLICATION

The MK41H66/7 operates from a 5.0 volt supply. It is compatible with all standard TTL families on all inputs and outputs. The device should share a solid ground plane with any other devices interfaced with it, particularly TTL devices. Additionally, because the outputs can drive rail-to-rail into high impedance loads, the $41 \mathrm{H} 66 / 7$ can also interface to 5 volt CMOS on all inputs and outputs. Refer to the normalized performance curves that follow.

Since very high frequency current transients will be associated with the operation of the MK41H66/7, power line inductance must be minimized on the circuit board power distribution network. Power and
ground trace gridding or separate power planes can be employed to reduce line inductance. Additionally, a high frequency decoupling capacitor should be placed next to each RAM. The capacitor should be $0.1 \mu \mathrm{~F}$ or larger.

Though often times not thought of as such, the traces on a memory board are basically unterminated, low impedance transmission lines. As such they are subject to signal reflections manifested as noise, undershoots and excessive ringing. Series termination in close proximity to the TTL drivers can improve driver/signal path impedance matching. While experimentation most often proves to be the only practical approach to selection of series resistors, values in the range of 10 to 33 ohms often prove most suitable.

ABSOLUTE MAXIMUM RATINGS*
Voltage on any pin relative to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.0 V to +7.0 V
Ambient Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Ambient Storage Temperature (Plastic) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Storage Temperature (Ceramic) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Total Device Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Watt
Output Current per Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
"Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS
$\left(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V | 3 |
| GND | Supply Voltage | 0 | 0 | 0 | V |  |
| $\mathrm{~V}_{\text {IH }}$ | Logic 1 Voltage, All Inputs | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}+1.0$ | V | 3 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Voltage, All Inputs | -0.1 |  | 0.8 | V | 3,4 |

DC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $I_{\text {CC1 }}$ | Average Power Supply Current |  | 120 | mA | 5 |
| $I_{\mathrm{CC} 2}$ | TTL Standby Current (MK41H67 only) |  | 10 | mA | 6 |
| $\mathrm{I}_{\mathrm{CC}}$ | CMOS Standby Current (MK41H67 only) |  | 50 | $\mu \mathrm{~A}$ | 7 |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Current (Any Input Pin) | -1 | +1 | $\mu \mathrm{~A}$ | 8 |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Leakage Current (Any Output Pin) | -10 | +10 | $\mu \mathrm{~A}$ | 9 |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output Logic 1 Voltage ( $\left.\mathrm{I}_{\mathrm{OUT}}=-4 \mathrm{~mA}\right)$ | 2.4 |  | V | 3 |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Logic 0 Voltage $\left(\mathrm{I}_{\mathrm{OUT}}=+8 \mathrm{~mA}\right)$ |  | 0.4 | V | 3 |

## CAPACITANCE

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYM | PARAMETER | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{1}$ | Capacitance on input pins | 4 | 5 | pF | 10 |
| $\mathrm{C}_{2}$ | Capacitance on Q pins | 8 | 10 | pF | 5,10 |

## NOTES

1. Measured with load shown in Figure 6(A).
2. Measured with load shown in Figure 6(B).
3. All voltages referenced to GND.
4. $\mathrm{V}_{\mathrm{IL}}$ may undershoot to -2.0 volts for 200 ns or less during input transitions.
5. I $\mathrm{ICC}_{1}$ is measured as the average AC current with $\mathrm{V}_{\mathrm{CC}}$ $=\mathrm{V}_{\mathrm{CC}}(\max )$ and with the outputs open circuit. tcycle $=\mathrm{min}$. duty cycle 100\%.
6. $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$, All Other Inputs $=$ Don't Care.
7. $\mathrm{V}_{C C}($ max $) \geq \overline{C E} \geq V_{C C}-0.3 \mathrm{~V}$

GND $+0.3 \mathrm{~V} \geq \mathrm{A}_{0}-\mathrm{A}_{13} \geq \mathrm{V}_{\text {IL }}$ (min) or $\mathrm{V}_{1 \mathrm{H}}$ (max) $\geq A_{0}-\mathrm{A}_{13} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$. All Other Inputs $=$ Don't Care.
8. Input leakage current specifications are valid for all $\mathrm{V}_{\mathrm{IN}}$ such that $0 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{CC}}$. Measured at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}}$ (max).
9. Output leakage current specifications are valid for all $\mathrm{V}_{\text {OUT }}$ such that $0 \mathrm{~V}<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\mathrm{CC}}, \mathrm{CE} / \mathrm{CS}=\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{CC}}$ in valid operating range.
10. Capacitances are sampled and not $100 \%$ tested.

## AC TEST CONDITIONS



FIGURE 6. OUTPUT LOAD CIRCUITS


## NORMALIZED DC AND AC PERFORMANCE CHARACTERISTICS



NORMALIZED DC AND AC PERFORMANCE CHARACTERISTICS


ORDERING INFORMATION

| PART NUMBER | ACCESS TIME | PACKAGE TYPE | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- |
| MK41H67N-20 | 20 ns | 20 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H67N-25 | 25 ns | 20 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H67N-35 | 35 ns | 20 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H66N-20 | 20 ns | 20 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H66N-25 | 25 ns | 20 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H66N-35 | 35 ns | 20 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H67P-20 | 20 ns | 20 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H67P-25 | 25 ns | 20 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H67P-35 | 35 ns | 20 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H66P-20 | 20 ns | 20 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H66P-25 | 25 ns | 20 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H66P-35 | 35 ns | 20 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |



## 20 PIN "N" PACKAGE, PLASTIC DIP



20 PIN "P"' PACKAGE, SIDE BRAZED CERAMIC DIP

| NOTES <br> 1. PACKAGE STANDOFF TO BE MEASURED PER JEDEC REQUIREMENTS. <br> 2. THE MAXIMUM LIMIT ShaLL be INCREASED BY . 003 IN. WHEN SOLDER LEAD FINISH IS SPECIFIED. | Dim. | mm |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Notes |
|  | A | - | 4.445 | - | . 175 | 1 |
|  | A1 | 0.508 | - | . 020 | - | 1 |
|  | A2 | 2.032 | 2.794 | . 080 | . 110 |  |
|  | B | 0.381 | 0.533 | . 015 | . 021 | 2 |
|  | B1 | 0.965 | 1.447 | . 038 | . 057 |  |
|  | C | 0.203 | 0.304 | . 008 | . 012 | 2 |
|  | D | 24.511 | 25.273 | . 965 | . 995 |  |
|  | D1 | 0.635 | 1.397 | . 025 | . 055 |  |
|  | E | 7.493 | 8.255 | . 295 | . 325 |  |
|  | E1 | 7.112 | 7.874 | . 280 | . 310 |  |
|  | e1 | 2.286 | 2.794 | . 090 | . 110 |  |
|  | eA | 7.366 | 9.271 | . 290 | . 365 |  |
|  | L | 3.048 | - | . 120 | - |  |
|  | Q1 | 0.127 | - | . 005 | - |  |
|  |  |  |  |  |  |  |

## 4K $\times 4$ CMOS STATIC RAM

- 20, 25, AND 35 ns ADDRESS ACCESS TIME - EQUAL ACCESS AND CYCLE TIMES
- 20-PIN, 300 MIL PLASTIC AND CERAMIC DIP
- ALL INPUTS AND OUTPUTS TTL COMPATIBLE, LOW CAPACITANCE, AND PROTECTED AGAINST STATIC DISCHARGE
- $50 \mu \mathrm{~A}$ CMOS STANDBY CURRENT (MK41H68)
- TTL STANDBY CURRENT UNAFFECTED BY ADDRESS ACTIVITY (MK41H68)
- HIGH SPEED CHIP SELECT (MK41H69)
- JEDEC STANDARD PINOUT

MK41H68 TRUTH TABLE

| CE | WE | Mode | DQ | Power |
| :---: | :---: | :--- | :--- | :--- |
| H | X | Deselect | High Z | Standby |
| L | L | Write | DIN | Active |
| L | H | Read | D $_{\text {OUI }}$ | Active |

MK41H69 TRUTH TABLE

| CS | WE | Mode | DQ | Power |
| :---: | :---: | :--- | :--- | :--- |
| H | X | Deselect | High Z | Active |
| L | L | Write | D IN | Active |
| L | H | Read | D OUT | Active |

X = Don't Care

## DESCRIPTION

The MK41H68 and MK41H69 feature fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. Both require only a single $+5 \mathrm{~V} \pm 10$ percent power supply. Both devices are fully TTL compatible.

The MK41H68 has a Chip Enable power down feature which automatically reduces power dissipation when the CE pin is brought inactive (high). Standby


PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A}_{11}-$ Address | $\overline{\text { WE }}-$ Write Enable |
| :---: | :---: |
| $\mathrm{DQ}_{0}-\mathrm{DQ} Q_{3}-$ Data I/O | GND - Ground |
| CE - Chip Enable | $\mathrm{V}_{\mathrm{CC}}-+5$ volts |
| (MK41H68) |  |
| CS - Chip Select |  |
| $($ MK41H69 |  |

power can be further reduced to microwatt levels by raising the $\overline{C E}$ pin to the full $\mathrm{V}_{\mathrm{CC}}$ voltage.

The MK41H69 Chip Select pin provides a high speed chip select access, allowing fast read cycles despite decoder delays.

## OPERATIONS

## READ MODE

The MK41H68/9 is in the Read Mode whenever WE (Write Enable) is high and CE/CS (Chip Enable/Select) is low, providing a ripple-through access
to data from four of 16,384 locations in the static storage array. The unique address specified by the 12 Address Inputs defines which one of 4096 nibbles of data is to be accessed.

Valid data will be available at the four Data Output pins within $t_{A A}$ after the last address input signal is stable, providing that the CE/CS access time is satisfied. If CE/CS access time is not met, data access will be measured from the limiting parameter ( $t_{C A}$ ) rather than the address. The state of the four Data I/O pins is controlled by the CE/CS, and WE control signals. The data lines may be in an indeterminate state at ${ }^{\text {CLL }}$, but the data lines will always have valid data at $t_{A A}$.

FIGURE 2. READ-READ-READ-WRITE TIMING


## READ CYCLE TIMING

AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETER | MK41H6X-20 MK41H6X-25 MK41H6X-35 |  |  |  |  |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 20 |  | 25 |  | 35 |  | ns |  |
| $t_{\text {AA }}$ | Address Access Time |  | 20 |  | 25 |  | 35 | ns | 1 |
| $\mathrm{t}_{\mathrm{CL}}$ | Chip Enable to Low-Z (MK41H68) | 7 |  | 7 |  | 7 |  | ns | 2 |
| $\mathrm{t}_{\mathrm{CL}}$ | Chip Select to Low-Z (MK41H69) | 5 |  | 5 |  | 5 |  | ns | 2 |
| $\mathrm{t}_{\mathrm{CA}}$ | Chip Enable Access Time (MK41H68) |  | 20 |  | 25 |  | 35 | ns | 1 |
| $\mathrm{t}_{\mathrm{CA}}$ | Chip Select Access Time (MK41H69) |  | 10 |  | 12 |  | 15 | ns | 1 |
| $\mathrm{t}_{\text {RCS }}$ | Read Command Setup Time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{RCH}}$ | Read Command Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Valid Data Out Hold Time | 5 |  | 5 |  | 5 |  | ns | 1 |
| $\mathrm{t}_{\mathrm{cz}}$ | Chip Enable to High-Z (MK41H68) |  | 8 |  | 10 |  | 13 | ns | 2 |
| $\mathrm{t}_{\mathrm{Cz}}$ | Chip Select to High-Z (MK41H69) |  | 7 |  | 8 |  | 10 | ns | 2 |
| $t_{\text {Wez }}$ | Write Enable to High-Z |  | 8 |  | 10 |  | 13 | ns | 2 |

## WRITE MODE

The MK41H68/9 is in the Write Mode whenever the WE and CE/CS inputs are in the low state. CE/CS or WE must be high during address transitions. Addresses must be held valid throughout a write cycle. The Write begins with the concurrence of a low on WE and CE ICS. Therefore, $t_{\text {AS }}$ is referenced to the latter occurring edge of CE/CS, or WE.
FIGURE 3. WRITE-WRITE-WRITE-READ TIMING


WRITE CYCLE TIMING
AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETER | MK41H6X-20 |  | MK41H6X-25 |  | MK41H6X-35 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 20 |  | 25 |  | 35 |  | ns |  |
| $t_{\text {AS }}$ | Address Setup Time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 16 |  | 20 |  | 30 |  | ns |  |
| $t_{\text {AH }}$ | Address Hold after End of Write | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {cw }}$ | Chip Enable/Select to End of Write | 18 |  | 22 |  | 32 |  | ns |  |
| $t_{\text {WEW }}$ | Write Enable to End of Write | 16 |  | 20 |  | 30 |  | ns |  |
| $t_{\text {DS }}$ | Data Setup Time | 12 |  | 14 |  | 15 |  | ns |  |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {WEL }}$ | Write Enable to Low-Z | 5 |  | 5 |  | 5 |  | ns | 2 |

FIGURE 4. DATA RETENTION TIMING


LOW $V_{c c}$ DATA RETENTION CHARACTERISTICS $\left(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETERS | MIN | MAX | UNIT | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{D R}$ | $V_{C C}$ for Data Retention | 2.0 | $V_{C C}(m i n)$ | $V$ | 6 |
| $\mathrm{I}_{\mathrm{CCDR}}$ | Data Retention Power Supply Current | - | 50 | $\mu \mathrm{~A}$ | 6 |
| $\mathrm{t}_{\mathrm{CDR}}$ | Chip Deselection to Data Retention Time | 0 | - | ns |  |
| $\mathrm{t}_{\mathrm{R}}$ | Operation Recovery Time | $\mathrm{t}_{\mathrm{RC}}$ | - | ns |  |

## STANDBY MODE (MK41H68 Only)

The MK41H68 is in Standby Mode whenever CE is held at or above $\mathrm{V}_{\mathrm{IH}}$.

FIGURE 5. STANDBY MODE TIMING


## STANDBY MODE

## AC ELECTRICAL CHARACTERISTICS

$\left(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\right)\left(V_{C C}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETER | MK41H68-20 MK41H68-25 ${ }^{\text {MK41H68-35 }}$ |  |  |  |  |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $t_{\text {PD }}$ | Chip Enable High to Power Down |  | 20 |  | 25 |  | 35 | ns |  |
| $t_{\text {PU }}$ | Chip Enable Low to Power Up | 0 |  | 0 |  | 0 |  | ns |  |

## APPLICATION

The MK41H68/9 operates from a 5.0 volt supply. It is compatible with all standard TTL families on all inputs and outputs. The device should share a solid ground plane with any other devices interfaced with it, particularly TTL devices. Additionally, because the outputs can drive rail-to-rail into high impedance loads, the 41H68/9 can also interface to 5 volt CMOS on all inputs and outputs. Refer to the normalized performance curves that follow.

Since very high frequency current transients will be associated with the operation of the MK41H68/9, power line inductance must be minimized on the circuit board power distribution network. Power and
ground trace gridding or separate power planes can be employed to reduce line inductance. Additionally, a high frequency decoupling capacitor should be placed next to each RAM. The capacitor should be $0.1 \mu \mathrm{~F}$ or larger.

Though often times not thought of as such, the traces on a memory board are basically unterminated, low impedance transmission lines. As such they are subject to signal reflections manifested as noise, undershoots and excessive ringing. Series termination in close proximity to the TTL drivers can improve driver/signal path impedance matching. While experimentation most often proves to be the only practical approach to selection of series resistors, values in the range of 10 to 33 ohms often prove most suitable.

ABSOLUTE MAXIMUM RATINGS*
Voltage on any pin relative to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.0 V to +7.0 V
Ambient Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Ambient Storage Temperature (Plastic) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Storage Temperature (Ceramic) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Total Device Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Watt
Output Current per Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
"Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V | 3 |
| GND | Supply Voltage | 0 | 0 | 0 | V |  |
| $\mathrm{~V}_{\text {IH }}$ | Logic 1 Voltage, All Inputs | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}+1.0$ | V | 3 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Voltage, All Inputs | -0.3 |  | 0.8 | V | 3 |

DC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $I_{\text {CC1 }}$ | Average Power Supply Current |  | 120 | mA | 4 |
| $I_{\mathrm{CC} 2}$ | TTL Standby Current (MK41H68 only) |  | 8 | mA | 5 |
| $\mathrm{I}_{\mathrm{CC} 3}$ | CMOS Standby Current (MK41H68 only) |  | 50 | $\mu \mathrm{~A}$ | 6 |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Current (Any Input Pin) | -1 | +1 | $\mu \mathrm{~A}$ | 7 |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Leakage Current (Any Output Pin) | -10 | +10 | $\mu \mathrm{~A}$ | 8 |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output Logic 1 Voltage (IOUT $=-4 \mathrm{~mA})$ | 2.4 |  | V | 3 |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Logic 0 Voltage ( $\left.\mathrm{I}_{\text {OUT }}=+8 \mathrm{~mA}\right)$ |  | 0.4 | V | 3 |

## CAPACITANCE

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYM | PARAMETER | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{1}$ | Capacitance on input pins | 4 | 5 | pF | 9 |
| $\mathrm{C}_{2}$ | Capacitance on DQ pins | 8 | 10 | pF | 5,9 |

## NOTES

1. Measured with load shown in Figure 6(A).
2. Measured with load shown in Figure 6(B).
3. All voltages referenced to GND.
4. ${ }^{1} C C_{1}$ is measured as the average $A C$ current with $V_{C C}$ $=V_{C C}$ (max) and with the outputs open circuit. tcycle $=$ min. duty cycle $100 \%$.
5. $\overline{C E}=V_{I H}$, All Other Inputs $=$ Don't Care.
6. $V_{C C}(\max ) \geq \overline{C E} \geq V_{C C}-0.3 \mathrm{~V}$, All Other Inputs $=$ Don't Care.
7. Input leakage current specifications are valid for all $V_{I N}$ such that $0 \mathrm{~V}<\mathrm{V}_{\mathbb{I N}}<\mathrm{V}_{\mathrm{CC}}$. Measured at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}}$ (max).
8. Output leakage current specifications are valid for all $V_{\text {OUT }}$ such that $0 \mathrm{~V}<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} / \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IH}}$ and $V_{C C}$ in valid operating range.
9. Capacitances are sampled and not $100 \%$ tested.

## AC TEST CONDITIONS

Input Levels
GND to 3.0 V
Transition Times
Input and Output Signal Timing Reference Level . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 V
Ambient Temperature $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$V_{c c}$

## FIGURE 6. OUTPUT LOAD CIRCUITS



## NORMALIZED DC AND AC PERFORMANCE CHARACTERISTICS



## NORMALIZED DC AND AC PERFORMANCE CHARACTERISTICS



ORDERING INFORMATION

| PART NUMBER | ACCESS TIME | PACKAGE TYPE | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- |
| MK41H68N-20 | 20 ns | 20 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H68N-25 | 25 ns | 20 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H68N-35 | 35 ns | 20 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H69N-20 | 20 ns | 20 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H69N-25 | 25 ns | 20 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H69N-35 | 35 ns | 20 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H68P-20 | 20 ns | 20 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H68P-25 | 25 ns | 20 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H68P-35 | 35 ns | 20 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H69P-20 | 20 ns | 20 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H69P-25 | 25 ns | 20 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H69P-35 | 35 ns | 20 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |



## 20 PIN "N" PACKAGE, PLASTIC DIP



20 PIN "P" PACKAGE, SIDE BRAZED CERAMIC DIP


| Dim. | mm |  | inches |  | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |
| A | - | 4.445 | - | .175 | 1 |
| A1 | 0.508 | - | .020 | - | 1 |
| A2 | 2.032 | 2.794 | .080 | .110 |  |
| B | 0.381 | 0.533 | .015 | .021 | 2 |
| B1 | 0.965 | 1.447 | .038 | .057 |  |
| C | 0.203 | 0.304 | .008 | .012 | 2 |
| D | 24.511 | 25.273 | .965 | .995 |  |
| D1 | 0.635 | 1.397 | .025 | .055 |  |
| E | 7.493 | 8.255 | .295 | .325 |  |
| E1 | 7.112 | 7.874 | .280 | .310 |  |
| e1 | 2.286 | 2.794 | .090 | .110 |  |
| eA | 7.366 | 9.271 | .290 | .365 |  |
| L | 3.048 | - | .120 | - |  |
| Q1 | 0.127 | - | .005 | - |  |

1. PACKAGE STANDOFF TO BE MEASURED PER JEDEC REQUIREMENTS.
notes
2. THE MAXIMUM LIMIT SHALL BE

SOLDER LEAD FINISH IS SPECIfIED.

## $4 \mathrm{~K} \times 4$ CMOS STATIC RAM

- 20, 25, AND 35 ns ADDRESS ACCESS TIME


## - EQUAL ACCESS AND CYCLE TIMES

- 22-PIN, 300 MIL PLASTIC AND CERAMIC DIP
- ALL INPUTS AND OUTPUTS TTL COMPATIBLE, LOW CAPACITANCE, AND PROTECTED AGAINST STATIC DISCHARGE
- TTL STANDBY CURRENT UNAFFECTED BY ADDRESS ACTIVITY
- SEPARATE OUTPUT ENABLE CONTROL
- FLASH CLEAR FUNCTION


## TRUTH TABLE

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathrm{WE}}$ | $\overline{\mathrm{CLR}}$ | Mode | $\mathbf{0 0}$ | Power |
| :---: | :---: | :---: | :---: | :--- | :--- | :--- |
| H | X | X | X | Deselect | High Z | Standby |
| L | X | L | H | Write | $\mathrm{D}_{\text {IN }}$ | Active |
| L | L | H | H | Read | $\mathrm{D}_{\text {OUT }}$ | Active |
| L | H | H | H | Read | High Z | Active |
| L | X | L | L | Flash Clear | High Z | Active |
| L | L | H | L | Flash Clear | Low Z | Active |
| L | H | H | L | Flash Clear | High Z | Active |

X = Don't Care

## DESCRIPTION

The MK41H79 features fully static operation requiring.no external clocks or timing strobes, and equal address access and cycle times. It requires a single $+5 \mathrm{~V} \pm 10$ percent power supply and is fully TTL compatible.

The device has a Chip Enable power down feature which automatically reduces power dissipation when the CE pin is brought inactive (high). Standby power can be further reduced by raising the $\overline{\mathrm{CE}}$ pin to the full $\mathrm{V}_{\mathrm{cc}}$ voltage. An Output Enable ( $\left.\overline{\mathrm{OE}}\right)$ pin provides a high speed tristate control, allowing fast read/write cycles to be achieved with the common-l/O data bus.
Flash Clear operation is provided on the MK41H79 via the $\overline{C L R}$ pin, and $\overline{C E}$ active (low). A low applied


## PIN NAMES

$A_{0}-A_{11}$ - Address
$D Q_{0}-D Q_{3}$ - Data I/O
$\overline{C L R}$ - Flash Clear
$\overline{C E}$ - Chip Enable

OE - Output
Enable
WE - Write Enable
GND - Ground
$\mathrm{V}_{\mathrm{CC}}{ }^{-}+5$ volts
to the CLR pin clears all RAM bits to zero, making it especially useful for high speed cache and buffer storage applications.

## OPERATIONS

## READ MODE

The MK41H79 is in the Read Mode whenever WE (Write Enable) is high and CE (Chip Enable) is low, providing a ripple-through access to data from four of 16,384 locations in the static storage array. The unique address specified by the 12 Address Inputs defines which one of 4096 nibbles of data is to be accessed.

Valid data will be available at the four Data Output pins within $t_{A A}$ after the last address input signal is stable, providing that the $\overline{C E}$ and $\overline{O E}$ (Output Enable) access times are satisfied. If $\overline{C E}$ or $\overline{O E}$ access times are not met, data access will be measured from the limiting parameter ( $t_{\text {CEA }}$ or $t_{\text {OEA }}$ ) rather
READ CYCLE TIMING
AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETER | MK41H79-20 |  | MK41H79-25 |  | MK41H79-35 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 20 |  | 25 |  | 35 |  | ns |  |
| $t_{\text {AA }}$ | Address Access Time |  | 20 |  | 25 |  | 35 | ns | 1 |
| $\mathrm{t}_{\text {cel }}$ | Chip Enable to Low-Z | 7 |  | 7 |  | 7 |  | ns | 2 |
| ${ }^{\text {t CEA }}$ | Chip Enable Access Time |  | 20 |  | 25 |  | 35 | ns | 1 |
| $\mathrm{t}_{\text {oel }}$ | Output Enable to Low-Z | 2 |  | 2 |  | 2 |  | ns | 2 |
| $t_{\text {OEA }}$ | Output Enable Access Time |  | 10 |  | 12 |  | 15 | ns | 1 |
| $\mathrm{t}_{\text {RCS }}$ | Read Command Setup Time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{RCH}}$ | Read Command Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Valid Data Out Hold Time | 5 |  | 5 |  | 5 |  | ns | 1 |
| ${ }^{\text {t }}$ CEZ | Chip Enable to High-Z |  | 8 |  | 10 |  | 13 | ns | 2 |
| $\mathrm{t}_{\text {OEz }}$ | Output Enable to High-Z |  | 7 |  | 8 |  | 10 | ns | 2 |
| $t_{\text {WEZ }}$ | Write Enable to High-Z |  | 8 |  | 10 |  | 13 | ns | 2 |

FIGURE 2. READ-READ-READ-WRITE TIMING


## WRITE MODE

The MK41H79 is in the Write Mode whenever the $\overline{W E}$ and $\overline{C E}$ inputs are in the low state. CE or WE must be high during address transitions. Addresses must be held valid throughout a write cycle. The Write begins with the concurrence of a low on WE and CE . Therefore, $\mathrm{t}_{\mathrm{AS}}$ is referenced to the latter occurring edge of CE or WE. The write cycle is terminated by the earlier rising edge of CE or WE.

If the output is enabled (CE and $\overline{\text { CE low), then WE }}$ will return the outputs to high impedance within $t_{\text {wEZ }}$ of its falling edge. Care must be taken to avoid bus contention in this type of operation. Data-In must remain valid $t_{D H}$ after the rising edge of CE or WE.

## WRITE CYCLE TIMING

AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETER | MK41H79-20 |  | MK41H79-25 |  | MK41H79-35 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 20 |  | 25 |  | 35 |  | ns |  |
| $t_{\text {AS }}$ | Address Setup Time | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{A W}$ | Address Stable to End of Write | 16 |  | 20 |  | 30 |  | ns |  |
| $t_{\text {AH }}$ | Address Hold after End of Write | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {cew }}$ | Chip Enable to End of Write | 18 |  | 22 |  | 32 |  | ns |  |
| $t_{\text {WEW }}$ | Write Enable to End of Write | 16 |  | 20 |  | 30 |  | ns |  |
| $t_{\text {dS }}$ | Data Setup Time | 12 |  | 14 |  | 15 |  | ns |  |
| $t_{\text {DH }}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {WEL }}$ | Write Enable to Low-Z | 5 |  | 5 |  | 5 |  | ns | 2 |

FIGURE 3. WRITE-WRITE-WRITE-READ TIMING


CLEAR CYCLE TIMING
AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \pm 10 \%\right)$

| SYM | PARAMETER | MK41H79-20 |  | MK41H79-25 |  | MK41H79-35 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $\mathrm{t}_{\text {fCC }}$ | Flash Clear Cycle Time | 40 |  | 50 |  | 70 |  | ns |  |
| $\mathrm{t}_{\text {cec }}$ | Chip Enable Low to End of Clear | 40 |  | 50 |  | 70 |  | ns |  |
| $\mathrm{t}_{\text {cLP }}$ | Flash Clear Low to End of Clear | 38 |  | 48 |  | 68 |  | ns |  |
| ${ }^{t_{C X}}$ | Clear to Inputs Don't Care | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{C R}$ | End of Clear to Inputs Recognized | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {cwx }}$ | Clear to Write Enable Don't Care | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{OHC}}$ | Valid Data Out Hold from Clear | 5 |  | 5 |  | 5 |  | ns | 1 |

## FLASH CLEAR

A Flash Clear cycle sets all 16,384 bits in the RAM to logic zero. A Clear begins at the concurrence of a low on Chip Enable (CE) and Flash Clear (CLR). A Clear may be ended by a high on either CE or $\overline{C L R}$. A low on CLR has no effect if the device is
disabled (CE high). A Clear may be executed within either a Read or a Write cycle. Figure 4 illustrates a Clear within a Read cycle. Clears within Write cycles are constrained only in that Write timing parameters must be observed as soon as the Flash Clear pin returns high.

FIGURE 4. LAST READ-FLASH CLEAR-FIRST WRITE


CAUTION: APPLICATION OF TRANSIENT LEVELS BELOW $V_{I H}$ MINIMUM ON THE CLR INPUT DURING NORMAL OPERATION MAY RESULT IN PARTIAL FLASH CLEAR.

## ;TANDBY MODE

he MK41H79 is in Standby Mode whenever $\overline{\mathrm{CE}}$ is ield at or above $\mathrm{V}_{\mathrm{IH}}$.
:IGURE 5. STANDBY MODE


## ;TANDBY MODE

$\left.0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

|  |  | MK41H79-20 |  | MK41H79-25 | MK41H79-35 |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SYM | PARAMETER | MIN | MAX | MIN | MAX | MIN | MAX | UNITS | NOTES | NO |
| :--- |

## IPPLICATION

The MK41H79 operates from a 5.0 volt supply. It is :ompatible with all standard TTL families on all inouts and outputs. The device should share a solid yround plane with any other devices interfaced with $t_{i}$; particularly TTL devices. Additionally, because he outputs can drive rail-to-rail into high impedance oads, the 41H79 can also interface to 5 volt CMOS in all inputs and outputs. Refer to the normalized serformance curves that follow.

Since very high frequency current transients will be issociated with the operation of the MK41H79, powor line inductance must be minimized on the cir;uit board power distribution network. Power and jround tracegridding or separate power planes can e employed to reduce line inductance. Additionilly, a high frequency decoupling capacitor should
be placed next to each RAM. The capacitor should be $0.1 \mu \mathrm{~F}$ or larger. A pull-up resistor is also recommended for CLR on the MK41H79. This will ensure that any low going system noise, coupled onto the input, does not drive CLR below $\mathrm{V}_{\mathrm{IH}}$ minimum specifications.

Though often times not thought of as such, the traces on a memory board are basically unterminated, low impedance transmission lines. As such they are subject to signal reflections manifested as noise, undershoots and excessive ringing. Series termination in close proximity to the TTL drivers can improve driver/signal path impedance matching. While experimentation most often proves to be the only practical approach to selection of series resistors, values in the range of 10 to 33 ohms often prove most suitable.

## ABSOLUTE MAXIMUM RATINGS*


#### Abstract

Voltage on any pin relative to GND -1.0 V to +7.0 V Ambient Operating Temperature (Th) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ Ambient Storage Temperature (Plastic) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Ambient Storage Temperature (Ceramic) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Total Device Power Dissipation 1 Watt Output Current per Pin 50 mA "Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.


RECOMMENDED DC OPERATING CONDITIONS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V | 3 |
| GND | Supply Voltage | 0 | 0 | 0 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Logic 1 Voltage, All Inputs | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}+1.0$ | V | 3 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Voltage, All Inputs | -0.3 |  | 0.8 | V | 3 |

## DC ELECTRICAL CHARACTERISTICS

$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $I_{\text {CC1 }}$ | Average Power Supply Current |  | 120 | mA | 4 |
| $I_{\mathrm{CC} 2}$ | TTL Standby Current |  | 16 | mA | 5 |
| $\mathrm{I}_{\mathrm{CC}}$ | CMOS Standby Current |  | 8 | mA | 6 |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Current (Any Input Pin) | -1 | +1 | $\mu \mathrm{~A}$ | 7 |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Leakage Current (Any Output Pin) | -10 | +10 | $\mu \mathrm{~A}$ | 8 |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output Logic 1 Voltage ( $\left.\mathrm{I}_{\text {OUT }}=-4 \mathrm{~mA}\right)$ | 2.4 |  | V | 3 |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Logic 0 Voltage $\left(I_{\text {OUT }}=+8 \mathrm{~mA}\right)$ |  | 0.4 | V | 3 |

## CAPACITANCE

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYM | PARAMETER | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{1}$ | Capacitance on input pins | 4 | 5 | PF | 9 |
| $\mathrm{C}_{2}$ | Capacitance on DQ pins | 8 | 10 | pF | 9 |

## NOTES

1. Measured with load shown in Figure 6(A).
2. Measured with load shown in Figure 6(B).
3. All voltages referenced to GND.
4. $I_{C C 1}$ is measured as the average $A C$ current with $V_{C C}$ $=V_{C C}(\max )$ and with the outputs open circuit. $t_{R C}=$ $\operatorname{tgR}^{(\min )}$ is used.
5. $\overline{C E}=V_{l H}$, all other inputs $=$ Don't Care.
6. $\mathrm{V}_{\mathrm{CC}}(\max ) \geq \overline{C E} \geq \mathrm{V}_{C C}-0.3 \mathrm{~V}$, all other inputs $=$ Don't Care.
7. Input leakage current specifications are valid for all $\mathrm{V}_{\mathrm{IN}}$ such that $0 \mathrm{~V}<\mathrm{V}_{\mathbb{I N}}<\mathrm{V}_{\mathrm{CC}}$. Measured at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}}$ (max).
8. Output leakage current specifications are valid for all $V_{\text {OUT }}$ such that $0 \mathrm{~V}<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\mathrm{CC}}, \overline{C E}=\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{CC}}$ in valid operating range.
9. Capacitances are sampled and not $100 \%$ tested.

## AC TEST CONDITIONS


=IGURE 6. OUTPUT LOAD CIRCUITS


JORMALIZED DC AND AC PERFORMANCE CHARACTERISTICS

NORMALIZED SUPPLY CURRENT VS. SUPPLY VOLTAGE $T_{A}=0^{\circ} \mathrm{C}$


SUPPLY VOLTAGE (V)

NORMALIZED SUPPLY CURRENT VS. AMBIENT TEMPERATURE $\mathbf{V}_{\mathbf{c c}}=5.0 \mathrm{~V}$


NORMALIZED DC AND AC PERFORMANCE CHARACTERISTICS


NORMALIZED ACCESS TIME VS.
AMBIENT TEMPERATURE $V_{c c}=5.0 \mathrm{~V}$


LOGIC THRESHOLD VOLTAGE VS. AMBIENT TEMPERATURE $V_{C C}=5.0 \mathrm{~V}$


NORMALIZED ACCESS TIME VS. SUPPLY VOLTAGE $T_{A}=25^{\circ} \mathrm{C}$


NORMALIZED ACCESS TIME VS. OUTPUT LOADING $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


LOGIC THRESHOLD VOLTAGE VS.
SUPPLY VOLTAGE $T_{A}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$


## NORMALIZED DC AND AC PERFORMANCE CHARACTERISTICS



## 22 PIN "N’’PACKAGE PLASTIC DIP



NOTES

1. OVERALL LENGTH INCLUDES 010 IN.

FLASH ON EITHER ENO OF THE PACKAGE
2. PACKAGE STANDOFF TO EE MEASURED
3. THE MAXIMUM LIMIT SHALL BE SOLDER LEAD FINISH IS SPECIFIED.

| Dim. | mm |  | inches |  | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |
| A | - | 5.334 | - | .210 | 2 |
| A1 | 0.381 | - | .015 | - | 2 |
| A2 | 3.048 | 3.556 | .120 | .140 |  |
| B | 0.381 | 0.533 | .015 | .021 | 3 |
| B1 | 1.143 | 1.778 | .045 | .070 |  |
| C | 0.203 | 0.304 | .008 | .012 | 3 |
| D | 25.908 | 26.67 | 1.020 | 1.050 | 1 |
| D1 | 0.254 | 0.635 | .010 | .025 |  |
| E | 7.62 | 8.255 | .300 | .325 |  |
| E1 | 6.096 | 6.858 | .240 | .270 |  |
| e1 | 2.286 | 2.794 | .090 | .110 |  |
| eA | 7.62 | 9.271 | .300 | .365 |  |
| L | 3.175 | - | .125 | - |  |

## 22 PIN "P’’PACKAGE SIDE BRAZED CERAMIC DIP



ORDERING INFORMATION

| PART NUMBER | ACCESS TIME | PACKAGE TYPE | TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: |
| MK41H79N-20 | 20 ns | 22 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H79N-25 | 25 ns | 22 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H79N-35 | 35 ns | 22 pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H79P-20 | 20 ns | 22 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H79P-25 | 25 ns | 22 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H79P-35 | 35 ns | 22 pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |



## 64K $\times 1$ CMOS STATIC RAM

ADVANCE INFORMATION

25, 35, AND 45 NS ADDRESS ACCESS TIME
EQUAL ACCESS AND CYCLE TIMES
, 22-PIN, 300 MIL PLASTIC DIP
I ALL INPUTS AND OUTPUTS TTL COMPATIBLE, LOW CAPACITANCE, AND PROTECTED AGAINST STATIC DISCHARGE
i JEDEC STANDARD PINOUT
IK41H87 TRUTH TABLE

| $\mathbf{C E}$ | WE | Mode | Q | Power |
| :---: | :---: | :--- | :--- | :--- |
| H | X | Deselect | High Z | Standby |
| L | L | Write | High Z | Active |
| L | H | Read | Data Out | Active |

## JESCRIPTION

The MK41H87 features fully static operation requirng no external clocks or timing strobes, and equal address access and cycle times. The MK41H87 rejuires only a single $+5 \mathrm{~V} \pm 10$ percent power supoly, and it is fully TTL compatible.

The MK41H87 has a Chip Enable power down feaure which automatically reduces power dissipation when the CE pin is brought inactive (high). Standכy Power can be further reduced by holding the Address and $\overline{C E}$ pins at full supply rail voltages.

## JPERATIONS

## ZEAD MODE

The MK41H87 is in the Read Mode whenever WE Write Enable) is high and CE (Chip Enable) is low, uroviding a ripple-through access to data from one of 65,536 locations in the static storage array. Valid data will be available at the Data Output pin (Q) wibin $t_{A A}$ after the last address input signal is staJle, providing that the $\overline{C E}$ access time is satisfied. $f \overline{C E}$ access time is not met, data access will be neasured from the limiting parameter $\left(\mathrm{t}_{\mathrm{CA}}\right)$ rather


N
DIP-22
(Plastic Package)

FIGURE 1. PIN CONNECTIONS


PIN NAMES
$\mathrm{A}_{0}$ - $\mathrm{A}_{15}$ - Address
$\mathrm{V}_{\mathrm{CC}}-+5$ volts
D - Data In
Q - Data Out
$\overline{C E}$ - Chip Enable

WE - Write Enable
GND - Ground
than the address. The state of the Data Output pin is controlled by the $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ control signals. The $Q$ may be in an indeterminate state at $t_{C L}$, but the $Q$ will always have valid data at $t_{A A}$.

FIGURE 2. READ-READ-READ-WRITE TIMING


## READ CYCLE TIMING

AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETER | MK41H87-25 |  | MK41H87-35 |  | MK41H87-45 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 25 |  | 35 |  | 45 |  | ns |  |
| $t_{A A}$ | Address Access Time |  | 25 |  | 35 |  | 45 | ns | 1 |
| $\mathrm{t}_{\mathrm{CL}}$ | Chip Enable to Low-Z | 5 |  | 5 |  | 5 |  | ns | 2 |
| $t_{\text {ca }}$ | Chip Enable Access Time |  | 25 |  | 35 |  | 45 | ns | 1 |
| $\mathrm{t}_{\text {RCS }}$ | Read Command Setup Time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{RCH}}$ | Read Command Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Valid Data Out Hold Time | 3 |  | 3 |  | 3 |  | ns | 1 |
| $\mathrm{t}_{\mathrm{Cz}}$ | Chip Enable to High-Z |  | 10 |  | 12 |  | 15 | ns | 2 |
| $t_{\text {WEZ }}$ | Write Enable to High-Z |  | 12 |  | 14 |  | 17 | ns | 2 |

## WRITE MODE

The MK41H87 is in the Write Mode whenever the $\overline{W E}$ and $\overline{C E}$ inputs are in the low state. CE or WE must be high during address transitions. Addresses must be held valid throughout a write cycle. The Write begins with the concurrence of a low on WE and CE. Therefore, $t_{A S}$ is referenced to the latter
occurring edge of $\overline{C E}$ or $\overline{W E}$. If the output is enabled (CE is low), then WE will return the output to high impedance within $\mathbf{t}_{\text {WEZ }}$ of its falling edge. Data-In must remain valid $\mathrm{t}_{\mathrm{DH}}$ after the rising edge of CE or WE.

FIGURE 3. WRITE-WRITE-WRITE-READ TIMING


## WRITE CYCLE TIMING

AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETER | MK41H87-25 |  | MK41H87-35 |  | MK41H87-45 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $t_{\text {wc }}$ | Write Cycle Time | 25 |  | 35 |  | 45 |  | ns |  |
| $t_{\text {AS }}$ | Address Setup Time | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {AW }}$ | Address Valid to End of Write | 20 |  | 30 |  | 40 |  | ns |  |
| $t_{\text {AH }}$ | Address Hold after End of Write | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{CW}}$ | Chip Enable to End of Write | 20 |  | 30 |  | 40 |  | ns |  |
| $\mathrm{t}_{\text {WEW }}$ | Write Enable to End of Write | 20 |  | 25 |  | 30 |  | ns |  |
| $t_{\text {DS }}$ | Data Setup Time | 20 |  | 25 |  | 35 |  | ns |  |
| $t_{\text {DH }}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {WEL }}$ | Write Enable to Low-Z | 5 |  | 5 |  | 5 |  | ns | 2 |

FIGURE 4. DATA RETENTION TIMING
LOW V ${ }^{\text {CC }}$ DATA RETENTION TIMING


LOW $V_{c c}$ DATA RETENTION CHARACTERISTICS $\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETERS | MIN | MAX | UNIT | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention | 2.0 | $\mathrm{~V}_{\mathrm{CC}}(\mathrm{min})$ | V | 6 |
| $\mathrm{I}_{\mathrm{CCDR}}$ | Data Retention Power Supply Current | - | 500 | $\mu \mathrm{~A}$ | 6 |
| $\mathrm{t}_{\mathrm{CDR}}$ | Chip Deselection to Data Retention Time | 0 | - | ns |  |
| $\mathrm{t}_{\mathrm{R}}$ | Operation Recovery Time | $\mathrm{t}_{\mathrm{RC}}$ | - | ns |  |

## STANDBY MODE

The MK41H87 is in Standby Mode whenever CE is held at or above $\mathrm{V}_{\mathrm{IH}}$.

FIGURE 5. STANDBY MODE TIMING


## STANDBY MODE

AC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

|  |  | MK41H87-25 |  |  | MK41H87-35 | MK41H87-45 |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYM | PARAMETER | MIN | MAX | MIN | MAX | MIN | MAX | UNITS | NOTES |
| $\mathrm{t}_{\text {PD }}$ | Chip Enable High to Power Down |  | 25 |  | 35 |  | 45 | ns | 10 |
| $\mathrm{t}_{\text {PU }}$ | Chip Enable Low to Power Up | 0 |  | 0 |  | 0 |  | ns | 10 |

## APPLICATION

The MK41H87 operates from a 5.0 volt supply. It is compatible with all standard TTL families on all inputs and outputs. The device should share a solid ground plane with any other devices interfaced with it, particularly TTL devices. Additionally, because the outputs can drive rail-to-rail into high impedance loads, the 41 H 87 can also interface to 5 volt CMOS on all inputs and outputs.

Since very high frequency current transients will be associated with the operation of the MK41H87, power line inductance must be minimized on the circuit board power distribution network. Power and ground trace gridding or separate power planes can
be employed to reduce line inductance. Additionally, a high frequency decoupling capacitor should be placed next to each RAM. The capacitor should be $0.1 \mu \mathrm{~F}$ or larger.

Though often times not thought of as such, the traces on a memory board are basically unterminated, low impedance transmission lines. As such they are subject to signal reflections manifested as noise, undershoots and excessive ringing. Series termination in close proximity to the TTL drivers can improve driver/signal path impedance matching. While experimentation most often proves to be the only practical approach to selection of series resistors, values in the range of 10 to 33 ohms often prove most suitable.

## ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.0 V to +7.0 V
Ambient Operating Temperature ( $\mathrm{T}_{A}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Ambient Storage Temperature (Plastic) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Storage Temperature (Ceramic) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Total Device Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Watt
Output Current per Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
"Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V | 3 |
| GND | Supply Voltage | 0 | 0 | 0 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Logic 1 Voltage, All Inputs | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}+1.0$ | V | 3 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Voltage, All Inputs | -0.3 |  | 0.8 | V | 3 |

DC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $I_{\mathrm{CC} ~}$ | Average Power Supply Current |  | 70 | mA | 4 |
| $\mathrm{I}_{\mathrm{CC} 2}$ | TTL Standby Current |  | 8 | mA | 5 |
| $\mathrm{I}_{\mathrm{CC} 3}$ | CMOS Standby Current |  | 1.5 | mA | 6 |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Current (Any Input Pin) | -1 | +1 | $\mu \mathrm{~A}$ | 7 |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Leakage Current (Any Output Pin) | -10 | +10 | $\mu \mathrm{~A}$ | 8 |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output Logic 1 Voltage $\left(\mathrm{I}_{\mathrm{OUT}}=-4 \mathrm{~mA}\right)$ | 2.4 |  | V | 3 |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Logic 0 Voltage $\left(\mathrm{I}_{\mathrm{OUT}}=+8 \mathrm{~mA}\right)$ |  | 0.4 | V | 3 |

## CAPACITANCE

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYM | PARAMETER | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{1}$ | Capacitance on input pins | 4 | 5 | pF | 9 |
| $\mathrm{C}_{2}$ | Capacitance on DQ pins | 8 | 10 | pF | 5,9 |

## NOTES

1. Measured with load shown in Figure 6(A).
2. Measured with load shown in Figure 6(B).
3. All voltages referenced to GND.
4. $I_{C C 1}$ is measured as the average $A C$ current with $V_{C C}$ $=V_{C C}$ (max) and with the outputs open circuit. tcycle $=\min$. duty cycle $100 \%$.
5. $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$, All Other Inputs $=$ Don't Care.
6. $V_{C C}(\max ) \geq \overline{C E} \geq V_{C C}-0.3 \mathrm{~V}$
$G N D+0.3 \quad V \geq A_{0}-A_{15} \geq V_{I L}(m i n)$ or $V_{I H}$ $(\max ) \geq A_{0}-A_{15} \geq V_{C C}-0.3 \mathrm{~V}$.
All Other Inputs $=$ Don't Care.
7. Input leakage current specifications are valid for all $\mathrm{V}_{\text {IN }}$ such that $0 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{CC}}$. Measured at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}}$ (max).
8. Output leakage current specifications are valid for all $V_{O U T}$ such that $0 \mathrm{~V}<\mathrm{V}_{\mathrm{OUT}}<\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}} / \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IH}}$ and $V_{C C}$ in valid operating range.
9. Capacitances are sampled and not 100\% tested.
10. Guaranteed, but not $100 \%$ tested.

## AC TEST CONDITIONS



FIGURE 6. OUTPUT LOAD CIRCUITS


## 22 PIN "N" PACKAGE



| Dim. | mm |  | inches |  | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |
| A | - | 5.334 | - | .210 | 2 |
| A1 | 0.381 | - | .015 | - | 2 |
| A2 | 3.048 | 3.556 | .120 | .140 |  |
| B | 0.381 | 0.533 | .015 | .021 | 3 |
| B1 | 1.27 | 1.778 | .050 | .070 |  |
| C | 0.203 | 0.304 | .008 | .012 | 3 |
| D | 25.908 | 26.67 | 1.020 | 1.050 | 1 |
| D1 | 0.381 | 0.635 | .010 | .025 |  |
| E | 7.62 | 8.255 | .300 | .325 |  |
| E1 | 6.096 | 6.858 | .240 | .270 |  |
| e1 | 2.286 | 2.794 | .090 | .110 |  |
| eA | 7.62 | 10.16 | .300 | .400 |  |
| L | 3.048 | - | .120 | - |  |

## NOTES

1. OVERALL LENGTH INCLUDES 010 IN. FLASH ON EITHER END OF THE PACKAGE
2. PACKAGE STANDOFF TO BE MEASURED PER JEDEC REQUIREMENTS

3. THE MAXIMUM LIMIT SHALL BE INCREASED BY OOS IN. WHEN
SOLDER LEAD FINISH IS SPECIFIED.

## ORDERING INFORMATION

| PART NUMBER | ACCESS TIME | PACKAGE TYPE | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- |
| MK41H87N-25 | 25 ns | 22 pin 300 mil Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H87N-35 | 35 ns | 22 pin 300 mil Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| MK41H87N-45 | 45 ns | 22 pin 300 mil Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |



## 64K (8K $\times 8$-BIT) CMOS FAST STATIC RAM

ADVANCED DATA

- $35,45,55$, AND 70 ns ADDRESS ACCESS TIME


## I EQUAL ACCESS AND CYCLE TIMES

I STATIC OPERATION - NO CLOCKS OR TIMING STROBES REQUIRED

- LOW V ${ }_{c c}$ DATA RETENTION 2 VOLTS

I ALL INPUTS AND OUTPUTS ARE CMOS AND TTL COMPATIBLE

I LOW POWER OPERATION, $10 \mu$ A CMOS STANDBY CURRENT UTILIZING FULL CMOS 6-T CELL

- THREE STATE OUTPUT

I STANDARD 28-PIN PACKAGE IN 600 MIL PLASTIC OR 600 MIL CERAMIC DIP. MK48H65 AVAILABLE IN 300 MIL PLASTIC DIP.

UK48H64/MK48H65 TRUTH TABLE

| $\mathbf{W}$ | $\mathbf{E 1}$ | E2 | $\mathbf{G}$ | MODE | DQ | POWER |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{X}$ | H | X | X | Deselect | High-Z | Standby |
| $\mathbf{X}$ | X | L | X | Deselect | High-Z | Standby |
| H | L | H | H | Read | High-Z | Active |
| H | L | H | L | Read | Q $_{\text {OUT }}$ | Active |
| L | L | H | X | Write | D $_{\text {IN }}$ | Active |

## JESCRIPTION

The MK48H64 and MK48H65 are 65,536-bit fast static RAMs organized as $8 \mathrm{~K} \times 8$ bits. They are abricated using SGS-THOMSON's low power, high zerformance, CMOS technology. The devices feaure fully static operation requiring no external locks or timing strobes, with equal address access and cycle times. They require a single $+5 \mathrm{~V} \pm 10$ \% supply, and are fully TTL compatible.

The MK48H64 and MK48H65 have a Chip Enable jower down feature which sustains an automatic standby mode whenever either Chip Enable goes nactive (E1 goes high or E2 goes low). An Output


FIGURE 1. PIN CONNECTIONS


PIN NAMES

| AO-A12 | Address Inputs |
| :--- | :--- |
| DQ0-DQ7 | Data Input/Output |
| $\overline{E 1}$, E2 | Chip Enable |
| $\bar{W}$ | Write Enable |
| $\bar{G}$ | Output Enable |
| $V_{\text {cC }}$ | +5 V |
| V $_{\text {SS }}$ | Ground |
| N/C | No Connection |

Enable ( $\overline{\mathrm{G}})$ pin provides a high speed tristate control, allowing fast read/write cycles to be achieved with the common-I/O data bus. Operational modes are determined by device control inputs $\bar{W}, \bar{G}, \mathbf{E}$,
and E2, as summarized in the truth table.
The MK48H65 is a space saving 300 mil plastic DIP. The MK48H64 offers the standard 600 mil Plastic or Ceramic DIP.

FIGURE 2. FUNCTIONAL BLOCK DIAGRAM


READ CYCLE TIMING

| SYMBOLS |  | PARAMETER | 48H6X-35 |  | 48H6X-45 |  | 48H6X-55 |  | 48H6X-70 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALT. | STD. |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{t}_{\text {AVAV }}$ | Read Cycle Time | 35 |  | 45 |  | 55 |  | 70 |  | ns |  |
| $t_{A A}$ | $t_{\text {AVQV }}$ | Address Access Time |  | 35 |  | 45 |  | 55 |  | 70 | ns | 1 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{t} \text { CEA }} \\ & 1 \& 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{E} 1 \mathrm{LOV}} \\ & \mathrm{t}_{\mathrm{E} 2 \mathrm{HOV}} \end{aligned}$ | Chip Enable 1 \& 2 Access Time |  | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ |  | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ |  | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ |  | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | 1 |
| toea | $\mathrm{t}_{\text {GLQV }}$ | Output Enable Access Time |  | 20 |  | 25 |  | 30 |  | 35 | ns | 1 |
| $\begin{aligned} & \mathrm{t}_{\mathrm{CEL}} \\ & 1 \& 2 \end{aligned}$ | $t_{\text {ElLax }}$ <br> $\mathrm{t}_{\mathrm{E} 2 \mathrm{HOX}}$ | Chip Enable 1 \& 2 to Output Low-Z | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ |  | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ |  | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ |  | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | 2 |
| $\mathrm{t}_{\text {OEL }}$ | $\mathrm{t}_{\text {GLQx }}$ | Output Enable to Low-Z | 0 |  | 0 |  | 0 |  | 0 |  | ns | 2 |
| $\left\lvert\, \begin{aligned} & t_{\mathrm{CEZ}} \\ & 1 \& 2 \end{aligned}\right.$ | $\begin{aligned} & \mathbf{t}_{\mathrm{E} 1 \mathrm{HQZ}} \\ & \mathrm{t}_{\mathrm{ELLLQZ}} \\ & \hline \end{aligned}$ | Chip Enable 1 \& 2 to High-Z |  | $\begin{aligned} & \hline 15 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ |  | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | 2 |
| toez | $\mathrm{t}_{\text {GHQz }}$ | Output Enable to High-Z |  | 15 |  | 20 |  | 25 |  | 30 | ns | 2 |
| $\mathrm{t}_{\mathrm{OH}}$ | $t_{\text {AXOX }}$ | Output Hold From Address Change | 5 |  | 5 |  | 5 |  | 5 |  | ns | 1 |

## OPERATIONS

## READ MODE

The MK48H64 and MK48H65 are in the read mode whenever Write Enable ( $\overline{\mathrm{W}}$ ) is high with Output Enable ( $\overline{\mathrm{G}}$ ) low, and both Chip Enables ( $\overline{\mathrm{E} 1}$ and E2) are active. This provides access to data from eight of 65,536 locations in the static memory array. The unique address specified by the 13 Address Inputs defines which one of the 81928 -bit bytes is to be accessed.

Valid data will be available at the eight Output pins within $\mathrm{t}_{\text {AVOV }}$ after the last stable address, providing $\bar{G}$ is low, $\mathbf{E} 1$ is low, and $\mathbf{E} 2$ is high. If Chip Enable or Output Enable access times are not met, data access will be measured from the limiting parameter ( $\mathrm{t}_{\text {E1LQV }}, \mathrm{t}_{\text {ELHOV }}$ or $\mathrm{t}_{\text {GLQV }}$ ) rather than the address. The state of the DQ pins is controlled by the E1, E2, $\bar{G}$, and $\bar{W}$ control signals. Data out may be indeterminate at $\mathrm{t}_{\text {E1LQX }}, \mathrm{t}_{\text {ERHOX }}$, and $\mathrm{t}_{\text {GLQX }}$, but data lines will always be valid at $t_{\text {Avav }}$.

FIGURE 3. READ TIMING NO. 1 (ADDRESS ACCESS)


NOTE: Chip Enable and Output Enable are presumed valid.

SGS-THOMSON

FIGURE 4. READ TIMING NO. 2 ( $\overline{\mathrm{W}}=\mathrm{V}_{\mathrm{H}}$ )


## WRITE CYCLE TIMING

| SYMBOLS |  | PARAMETER | 48H6X-35 |  | 48H6X-45 |  | 48H6X-55 |  | 48H6X-70 |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALT. | STD. |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| $t_{\text {WC }}$ | $\mathrm{t}_{\text {AvaV }}$ | Write Cycle Time | 35 |  | 45 |  | 55 |  | 70 |  | ns |  |
| $t_{\text {AS }}$ | $\mathrm{t}_{\text {AVWL }}$ | Address Set-up Time to Write Enable Low | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {AS }}$ | $t_{\text {AVE1L }}$ $t_{\text {AVE2H }}$ | Address Set-up Time to Chip Enable | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{AW}}$ | $\mathrm{t}_{\text {AVWH }}$ | Address Valid to End of Write | 25 |  | 35 |  | 45 |  | 60 |  | ns |  |
| $\mathrm{t}_{\text {WEW }}$ | $\mathrm{t}_{\text {WLW }}$ | Write Pulse Width | 25 |  | 35 |  | 45 |  | 60 |  | ns |  |
| $t_{\text {AH }}$ | $\mathrm{t}_{\text {Whax }}$ | Address Hold Time after End of Write | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {CEW }}$ | $t_{\text {EILEIH }}$ <br> $\mathrm{t}_{\text {E2HE2L }}$ | Chip Enable to End of Write | 25 |  | 35 |  | 45 |  | 60 |  | ns |  |
| $t_{\text {WR }}$ | $\mathrm{t}_{\text {E1HAX }}$ $t_{\text {E2LAX }}$ | Write Recovery Time to Chip Disable | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\text {DW }}$ | $\mathrm{t}_{\text {dVWH }}$ | Data Valid to End of Write | 25 |  | 30 |  | 30 |  | 40 |  | ns |  |
| $t_{\text {DH }}$ | $\mathrm{t}_{\text {whdx }}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {WEL }}$ | $\mathrm{t}_{\text {Whax }}$ | Write High to Output Low-Z (Active) | 0 |  | 0 |  | 0 |  | 0 |  | ns | 2 |
| $\mathrm{t}_{\text {WEZ }}$ | ${ }^{\text {twLaz }}$ | Write Enable to Output High-Z |  | 15 |  | 20 |  | 25 |  | 30 | ns | 2 |

## WRITE MODE

The MK48H64 and MK48H65 are in the Write mode whenever the W and E1 pins are low, with E2 high. Either Chip Enable pin or $\bar{W}$ must be inactive during Address transitions. The Write begins with the concurrence of both Chip Enables being active with $\bar{W}$ low. Therefore address setup times are referenced to Write Enable and both Chip Enables as $t_{\text {AVWL }}, \mathrm{t}_{\text {AVE1L }}$, and $\mathrm{t}_{\text {AVE2H }}$ respectively, and is determined to the latter occurring edge. The Write cycle can be terminated by the earlier rising edge of $\overline{E 1}$ or $\bar{W}$, or the falling edge of E2.

If the Output is enabled $(\bar{E} 1=$ low, $E 2=$ high, $\bar{G}$ = low), then $\bar{W}$ will return the outputs to high impedance within $t_{\text {WLOZ }}$ of its falling edge. Care must be taken to avoid bus contention in this type of operation. Data-in must be valid for $t_{\text {DVWH }}$ to the rising edge of Write Enable, or to the rising edge of E1 or the falling edge of E2, whichever occurs first, and remain valid $\mathrm{t}_{\text {WHDX }}$ after the rising edge of $\overline{\mathrm{E}}$ or $\overline{\mathrm{W}}$, or the falling edge of E2.

FIGURE 5. WRITE TIMING NO. 1 (W CONTROL)


FIGURE 6. WRITE TIMING NO. 2 ( $\overline{E_{1}}, E_{2}$ CONTROL)


LOW VCC DATA RETENTION CHARACTERISTICS

| SYMBOLS | PARAMETERS | MIN | MAX | UNIT | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VDR | $V_{C C}$ Data Retention | 2.0 | $\mathrm{~V}_{\mathrm{CC}}(\mathrm{min})$ | V |  |
| $\mathrm{I}_{\mathrm{CC}} D R$ | Data Retention Power Supply Current | - | 10 | $\mu \mathrm{~A}$ |  |
| $\mathrm{t}_{\mathrm{CDR}}$ | Chip Deselection to Data Retention Time | 0 |  | nS |  |
| $\mathrm{t}_{\mathrm{R}}$ | Operation Recovery Time | $\mathrm{t}_{\text {AVAV }}$ |  | nS |  |

${ }^{*} \mathrm{t}_{\text {AVAV }}=$ READ CYCLE TIME
FIGURE 7. LOW $V_{\text {CC }}$ DATA RETENTION TIMING



#### Abstract

ABSOLUTE MAXIMUM RATINGS Voltage on any pin relative to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.0 V to +7.0 V  Ambient Storage Temperature (Plastic) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Ambient Storage Temperature (Ceramic) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Total Device Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Watt Output Current per Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.


RECOMMENDED DC OPERATING CONDITIONS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)$

| SYM | PARAMETER | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V | 3 |
| GND | Supply Voltage | 0 | 0 | 0 | V |  |
| $\mathrm{~V}_{\text {IH }}$ | Logic 1 Voltage, All Inputs | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | V | 3 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic 0 Voltage, All Inputs | -0.3 |  | 0.8 | V | 3 |

DC ELECTRICAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\right)\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10\right.$ percent $)$

| SYM | PARAMETER | MIN | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Average Power Supply Current $f=$ min cycle |  | 90 | mA | 4 |
| $\mathrm{I}_{\mathrm{CC2}}$ | Average Power Supply Current $f=0$ |  | 20 | mA | 5 |
| $\mathrm{I}_{\text {SB1 }}$ | TTL Standby Current |  | 10 | mA | 6 |
| $\mathrm{I}_{\text {SB2 }}$ | CMOS Standby Current |  | 10 | $\mu \mathrm{A}$ | 7 |
| ILL | Input Leakage Current (Any Input Pin) | -1 | +1 | $\mu \mathrm{A}$ | 8 |
| $\mathrm{l}_{\mathrm{OL}}$ | Output Leakage Current (Any Output Pin) | -10 | +10 | $\mu \mathrm{A}$ | 9 |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Logic 1 Voltage ( $\mathrm{l}_{\text {OUT }}=-4 \mathrm{~mA}$ ) | 2.4 |  | V | 3 |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Logic 0 Voltage ( $\mathrm{I}_{\text {OUT }}=+8 \mathrm{~mA}$ ) |  | 0.4 | V | 3 |

## CAPACITANCE

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYM | PARAMETER | TYP | MAX | UNITS | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{1}$ | Capacitance on input pins | 4 | 5 | pF | 10 |
| $\mathrm{C}_{2}$ | Capacitance on DQ pins | 8 | 10 | pF | 10 |

## NOTES

1. Measured with load shown in Figure 8(A).
2. Measured with load shown in Figure 8(B).
3. All voltages referenced to GND.
4. $\mathrm{I}_{\mathrm{CC}}$ is measured as the average AC current with $\mathrm{V}_{\mathrm{CC}}$ $=\mathrm{V}_{\mathrm{CC}}(\max )$ and with the outputs open circuit. $\mathrm{t}_{\text {AVAV }}$
$=\mathrm{t}_{\mathrm{AVAV}}$ (min) duty cycle $100 \%$.
5. ICC2 is measured with outputs open circuit.
6. $\overline{E_{1}}=\mathrm{V}_{\mathrm{IH}}$, all other Inputs $=$ Don't Care.
7. $\mathrm{V}_{\mathrm{CC}}(\max )$, and $\mathrm{E} 2 \leq \mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$, all other Inputs $=$ Don't Care.
8. Input leakage current specifications are valid for all $\mathrm{V}_{\text {IN }}$ such that $0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{CC}}$. Measured at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}}$ (max).
9. Output leakage current specifications are valid for all $V_{\text {OUT }}$ such that $0 \mathrm{~V}<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IH}}$ or E 2 $=V_{I L}$, and $V_{C C}$ in valid operating range.
10. Capacitances are sampled and not $100 \%$ tested.

## AC TEST CONDITIONS

Input Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND to 3.0 V
Transition Times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 ns
Input and Output Signal Timing Reference Level . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 V
Ambient Temperature
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}$ $5.0 \mathrm{~V} \pm 10$ percent

FIGURE 8. OUTPUT LOAD CIRCUITS


## AUSTRALIA

NSW 2027 EDGECLIFF
Suite 211, Edgecliff centre 203-233, New South Head Road Tel. (61-2) 327.39.22
Telex: 071126911 TCAUS
Telefax: (61-2) 327.61.76

## CHINA

## BEIJING

Room 5011, Beijing Hotel
Tel. (86-1) 507766
Telex: 201285 SGS BJ

## DENMARK

## 2730 HERLEV

Herlev. Torv, 4
Tel. (45-2) 94.85.33
Telex: 35411
Telefax: (45-2) 948694

## FRANCE

94253 GENTILLY Cedex
7 - avenue Gallieni - BP. 93
Tel.: (33-1) 47.40.75.75
Telex: 632570 STMHQ
Telefax: (33-1) 47.40.79.10

## 67000 STRASBOURG

20, Place des Halles
Tel. (33) 88.25.49.90
Telex: 870001F
Telefax: (33) 88.22.29.32

## HONG KONG

## WANCHAI

22nd Floor - Hopewell centre 183 Queen's Road East Tel. (852-5) 8615788 Telex: 60955 ESGIES HX Telefax: (852-5) 8656589

## INDIA

NEW DELHI 110048
S114, Greater Kailash Part 2
Tel. (91) 6414537
Telex: 3162000 SGS IN

## ITALY

## 20090 ASSAGO (MI)

V.le Milanofiori - Strada 4 - Palazzo A/4/A

Tel. (39-2) 8244131 ( 10 linee)
Telex: 330131 - 330141 SGSAGR
Telefax: (39-2) 8250449

## 40033 CASALECCHIO DI RENO (BO)

Via R. Fucini 12
Tel. (39-51) 591914
Telex: 226363
Telefax: (39-51) 591305

## 00161 ROMA

Via A. Torlonia, 15
Tel. (39-6) 8443341/2/3/4/5
Telex: 620653 SGSATE I
Telefax: (39-6) 8444474

## JAPAN

## TOKYO 141

Shinagawa-Ku, Nishi Gotanda
8-11-7, Collins Bldg 8
Tel. (81-3) 491-8611
Telefax: (81-3) 491-8735

## KOREA

SEOUL 121
Rm 401, lljin Bldg
$50-1$, Dohwangdong Mapo
Tel. (82-2) 7167472/3
Telex: K 29998 SGS KOR
Telefax: (82-2) 7167409

## NETHERLANDS

5652 AM EINDHOVEN
Dillenburgstraat 25
Tel.: (31-40) 550015
Telex: 51186
Telefax: (31-40) 528835

## SINGAPORE

## SINGAPORE 2056

28 Ang Mo Kio - Industrial Park 2
Tel. (65) 4821411
Telex: RS 55201 ESGIES
Telefax: (65) 4820240

## SPAIN

## BARCELONA

Poligono Industrial Fontsanta Montilla 5
San Juan Despi
Tel. (34-3) 3733011
Telex: 53077 CSAE
Telefax: (34-3) 37339850

## 28027 MADRID

Calle Albacete, 5
Tel. (34-1) 4051615
Telex: 46033 TCCEE
Telefax: (34-1) 4031134

## SWEDEN

## S-16421 KISTA

Borgarfjordsgatan, 13 - Box 1094
Tel.: (46-8) 7939220
Telex: 12078 THSWS
Telefax: (46-8) 7504950

## SWITZERLAND

1218 GRAND-SACONNEX (GENÈVE)
Chemin François-Lehmann, 18/A
Tel. (41-22) 986462
Telex: 28895 STM CH
Telefax: (41-22) 984869

## TAIWAN

## KAOHSIUNG

7FL-2 No
5 Chung Chen 3Rd Road
Tel. (886-7) 2011702
Telefax: (886-7) 2011703

## TAIPEI

6th Floor, Pacific Commercial Building
285 Chung Hsiao E. Road - SEC, 4
Tel. (886-2) 7728203
Telex: 10310 ESGIE TWN
Telefax: (886-2) 7413837

## UNITED KINGDOM

MARLOW, BUCKS
Planar House, Parkway
Globe Park
Tel.: (44-628) 890800
Telex: 847458
Telefax: (44-628) 890391

NORTH \& SOUTH AMERICAN
MARKETING HEADQUARTERS
1000 East Bell Road
Phoenix, AZ 85022
(602)867-6100

SALES COVERAGE BY STATE
ALABAMA
Huntsville - (205)533-5995

## ARIZONA

Phoenix - (602)867-6340

## CALIFORNIA

Irvine - (714)250-0455
Santa Clara - (408)970-8585

## COLORADO

Longmont - (303)449-9000
ILLINOIS
Schaumburg - (312)605-1890
MASSACHUSETTS
Waltham - (617)890-6688

## MICHIGAN

Southfield - (313)358-4250
NEW JERSEY
Vorhees - (609)772-6222

## NEW YORK

Hauppauge - (516)435-1050
Poughkeepsie - (914)454-8813

## TEXAS

Austin - (512)451-4061
Carrollton - (214)466-8844
BRAZIL
Sao Paulo - (55) 11-883-5455

REPS COVERAGE BY STATE
ALABAMA
Huntsville - (205)881-9270

## CALIFORNIA

Fountain Valley - (714)545-3255
Los Angeles - (213)879-0770
San Diego - (619)693-1111
Santa Clara - (408)727-3406
COLORADO
Wheat Ridge - (303)422-8957

## FLORIDA

Altamonte Spgs - (305)682-4800
Deerfield Beach - (305)426-4601
Tampa - (813)854-2859
GEORGIA
Tucker - (404)938-4358

## INDIANA

Fort Wayne - (219)436-3023
Greenwood - (317)881-0110
IOWA
Cedar Rapids - (319)393-0075
MARYLAND
Glen Burnie - (301)761-6000
MICHIGAN
Southfield - (313)358-4151
MINNESOTA
Bloomington - (612)884-6515
MISSOURI
Florissant - (314)839-0033
Kansas City - (816)436-6445
NEW YORK
Jericho-(516)935-3200
Pittsford - (716)381-3186
NORTH CAROLINA
Charlotte - (704)563-5554
Morrisville - (919)469-9997
OHIO
Chagrin Falls - (216)247-6655
Dayton - (513)866-6699
OREGON
Beaverton - (503)627-0838
PENNSYLVANIA
Butler - (412)285-1313
Horsham - (215)441-4300
TENNESSEE
Jefferson City - (615)475-9012

## UTAH

Salt Lake City - (801)269-0419

## WASHINGTON

Bellevue - (206)451-3500
WISCONSIN
Hartland - (414)367-1133

## ARGENTINA

Buenos Aires - (1)795-0669

## CANADA

Mississauga - (416)673-0011
Nepean - (613)825-0545
Quebec - (514)337-5022
Winnipeg - (204)949-1877

## COLOMBIA

Bogota-57-1-257-8824
MEXICO
Mexico City -(905)577-1883
PUERTO RICO
Rlo Piedras - (809)790-4090
URUGUAY
Montevideo -598-2-594-888

## WEST GERMANY

6000 FRANKFURT 71
Rennbahnstrasse 72-74
Tel. (49-69) 6708191
Telex: 176997689
Telefax: (49-69) 674377

## 8018 GRAFING BEI MUNCHEN

Haidling, 17
Tel. (49-8092) 690
Telex: 527378
Telefax: (49-8092) 3964
3000 HANNOVER 1
Eckenerstrasse 5
Tel. (49-511) 634191
Teletex: 175118418
Telefax: (49-511) 633552

## MÜNCHEN 70

Perchtinger Str. 3
Postfach 70.19.09
Tel. (49-89) 78790
Telex: 522916
Telefax: (49-89) 7879145
8500 NÜRNBERG 20
Erlenstegenstrasse, 72
Tel.: (49-911) 597032
Telex: 626243
Telefax: (49-911) 5980701

## 5200 SIEGBURG

Frankfurter Str. 22a
Tel. (49-241) 660 84-86
Telex: 889510
Telefax: (49-241) 67584
7000 STUTTGART 1
Oberer Kirchhaldenweg 135
Tel. (49-711) 692041
Telex: 721718
Telefax: (49-711) 691408

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1988 SGS-THOMSON Microelectronics - Printed in Italy - All rights reserved.
*Z8 and Z80 are registered trademark of Zilog Inc.; Z8000 is a trademark of Zilog Inc.
TM: MARGIN MODE, Mode, Zeropower, Timekeeper, BYTEWIDE, TAGRAM and BiPORT are trademarks of SGS-THOMSON Microelectronics group

## SGS-THOMSON Microelectronics

Australia - Belgium - Brazil - Canada - China - Denmark - France - Hong Kong - India - Italy - Japan - Korea - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - United Kingdom - U.S.A. - West Germanv



[^0]:    * Symbols in parentheses are proposed JEDEC standard.

[^1]:    Notes: 1. $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$.
    2. $V_{\text {PP }}$ may be connected directly to $V_{C c}$ except during programming.

    The supply current would then be the sum of $I_{C C}$ and $I_{P P}$.
    3. Typical values are for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
    4. This parameter is only sampled and not $100 \%$ tested. Output Float is defined as the point where data is no longer driven. (See timing diagram).
    5. This parameter is only sampled and is not $100 \%$ tested.

[^2]:    Notes: 1. $V_{C C}$ must be applied simultaneously or before $\overline{\mathrm{OE}} / \mathrm{N}_{\mathrm{PP}}$ and removed simultaneously or after $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$.
    2. Typical values are for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
    3. This parameter is only sampled and not $100 \%$ tested. Output Float is defined as the point where data is no longer driven-see timing diagram.
    4. This parameter is only sampled and not $100 \%$ tested.

[^3]:    P043-A/6

[^4]:    $X=$ Don't care

